tcc0.h 3.0 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647
  1. /**
  2. * \brief Instance header file for ATSAMD21J18A
  3. *
  4. * Copyright (c) 2021 Microchip Technology Inc. and its subsidiaries.
  5. *
  6. * Subject to your compliance with these terms, you may use Microchip software and any derivatives
  7. * exclusively with Microchip products. It is your responsibility to comply with third party license
  8. * terms applicable to your use of third party software (including open source software) that may
  9. * accompany Microchip software.
  10. *
  11. * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,
  12. * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND
  13. * FITNESS FOR A PARTICULAR PURPOSE.
  14. *
  15. * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL
  16. * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF
  17. * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT
  18. * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT
  19. * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
  20. *
  21. */
  22. /* file generated from device description version 2019-11-25T06:52:33Z */
  23. #ifndef _SAMD21_TCC0_INSTANCE_
  24. #define _SAMD21_TCC0_INSTANCE_
  25. /* ========== Instance Parameter definitions for TCC0 peripheral ========== */
  26. #define TCC0_CC_NUM _UL_(4) /* Number of Compare/Capture units */
  27. #define TCC0_DITHERING _UL_(1) /* Dithering feature implemented */
  28. #define TCC0_DMAC_ID_OVF _UL_(13) /* DMA overflow/underflow/retrigger trigger */
  29. #define TCC0_DMAC_ID_MC0 _UL_(14) /* DMA Match/Compare 0 trigger */
  30. #define TCC0_DMAC_ID_MC1 _UL_(15) /* DMA Match/Compare 1 trigger */
  31. #define TCC0_DMAC_ID_MC2 _UL_(16) /* DMA Match/Compare 2 trigger */
  32. #define TCC0_DMAC_ID_MC3 _UL_(17) /* DMA Match/Compare 3 trigger */
  33. #define TCC0_DTI _UL_(1) /* Dead-Time-Insertion feature implemented */
  34. #define TCC0_EXT _UL_(31) /* (@_DITHERING*16+@_PG*8+@_SWAP*4+@_DTI*2+@_OTMX*1) */
  35. #define TCC0_GCLK_ID _UL_(26) /* Index of Generic Clock */
  36. #define TCC0_OTMX _UL_(1) /* Output Matrix feature implemented */
  37. #define TCC0_OW_NUM _UL_(8) /* Number of Output Waveforms */
  38. #define TCC0_PG _UL_(1) /* Pattern Generation feature implemented */
  39. #define TCC0_SIZE _UL_(24)
  40. #define TCC0_SWAP _UL_(1) /* DTI outputs swap feature implemented */
  41. #define TCC0_TYPE _UL_(0) /* TCC type 0 : NA, 1 : Master, 2 : Slave */
  42. #define TCC0_INSTANCE_ID _UL_(72)
  43. #endif /* _SAMD21_TCC0_INSTANCE_ */