 qiujiandong
|
10a1b665c3
NMSIS/Core: Add macros `MIDELEG_xxx` in riscv_encoding.h
|
1 mese fa |
|
Huaqi Fang
|
64396608de
OS/RTThread: Fix SMode RTT CSR_STSP is not set up
|
1 mese fa |
|
Huaqi Fang
|
837a3c8967
SoC: Add ECLICv2 SUBM register handling support
|
1 mese fa |
|
Huaqi Fang
|
4889e26ce3
NMSIS/Core: Add ECLICv2 SSUBM support and extend CSR_MCFG_INFO bit definitions
|
1 mese fa |
|
qiujiandong
|
cea0dbee5c
NMSIS/Core: add bit mask of mcache_ctl and mecc_code in `riscv_encoding.h`
|
1 mese fa |
|
Huaqi Fang
|
07b531e14a
OS/RTThread: Add S-mode ECLICv2 hardware context auto-save support
|
2 mesi fa |
|
Huaqi Fang
|
e5ad9208a0
NMSIS/Core: Update CSR structures with new fields and bit definitions
|
1 mese fa |
|
Huaqi Fang
|
ca1ccd9f75
NMSIS/Core: Add ECLIC v2 related CSR and bit macro
|
2 mesi fa |
|
Huaqi Fang
|
04461152fa
NMSIS/Core: make __get_rv_time compatiable for n100 time or systimer
|
2 mesi fa |
|
Huaqi Fang
|
6d877119cc
NMSIS/Core: Add worldguard related CSRs
|
1 anno fa |
|
Huaqi Fang
|
51219729e7
NMSIS/Core: Add support for timer SSTC extension in core_feature_timer.h
|
1 anno fa |
|
Huaqi Fang
|
c7c872302b
OS/RTThread: initial changes to support RT-Thread running in S-Mode
|
1 anno fa |
|
Huaqi Fang
|
e3701d9f77
NMSIS/Core: mfp16mode csr is renamed to mmisc_ctl1 due to hw changes
|
1 anno fa |
|
Huaqi Fang
|
0dc9072229
NMSIS/Core: CSR MDCAUSE.mdcause changed from 0:2 to 0:3
|
1 anno fa |
|
Huaqi Fang
|
251b34b59d
NMSIS/Core: Add SIP/SIE bit field macros
|
1 anno fa |
|
Huaqi Fang
|
eda116ee5b
NMSIS/Core: update ecc macros for milm_ctl/mdlm_ctl/mcache_ctl csr
|
1 anno fa |
|
dongyongtao
|
7a273cc2c4
NMSIS: add __set_SMPUSWITCHx ,__get_SMPUSWITCHx
|
1 anno fa |
|
dongyongtao
|
764240cf9a
NMSIS: update self-defined CSRs
|
1 anno fa |
|
dongyongtao
|
3340685554
NMSIS: add CSR and mask for stack check register
|
2 anni fa |
|
Huaqi Fang
|
cfdd659773
NMSIS/Core: Add MMISC_CTL_ZC bit to control zc enable or not
|
2 anni fa |
|
Huaqi Fang
|
1ad98057ef
NMSIS: Add CSR_JVT into riscv_encoding.h
|
2 anni fa |
|
Huaqi Fang
|
2257d88d93
NMSIS/Core: Add NCDEV / ECC / SPMU related CSRs
|
2 anni fa |
|
Huaqi Fang
|
373658c0fb
NMSIS: remove execution bit for NMSIS files
|
2 anni fa |
|
Huaqi Fang
|
f435e374d3
NMSIS: Sync with NMSIS 1.1.1 DSP/NN library release
|
2 anni fa |
|
董勇涛
|
674e77a2a2
NMSIS/Core: return info when locking I/DCache lines fails
|
2 anni fa |
|
dongyongtao
|
73627dd1c6
NMSIS: remove one blank line
|
3 anni fa |
|
dongyongtao
|
1e11664a37
NMSIS: code clean for renames, comment, update CACHE_CTL csr defines
|
3 anni fa |
|
dongyongtao
|
0abc30657d
NMSIS: add I/D cache apis of disable/enable ecc
|
3 anni fa |
|
Huaqi Fang
|
24ae359a94
NMSIS: add iregion offset macros and N3/VP mask
|
3 anni fa |
|
dongyongtao
|
c6d64ca860
NMSIS:code clean and new macros
|
3 anni fa |
