uptech_2410.cfg 1.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465
  1. # SPDX-License-Identifier: GPL-2.0-or-later
  2. # Target Configuration for the Uptech 2410 board.
  3. # This configuration should also work on smdk2410, but I haven't tested it yet.
  4. # Author: xionglingfeng@Gmail.com
  5. source [find target/samsung_s3c2410.cfg]
  6. $_TARGETNAME configure -event reset-init { uptech2410_init }
  7. $_TARGETNAME configure -event gdb-attach { reset init }
  8. proc init_pll_sdram { } {
  9. #echo "---------- Initializing PLL and SDRAM ---------"
  10. #watchdog timer disable
  11. mww phys 0x53000000 0x00000000
  12. #disable all interrupts
  13. mww phys 0x4a000008 0xffffffff
  14. #disable all sub-interrupts
  15. mww phys 0x4a00001c 0x000007ff
  16. #clear all source pending bits
  17. mww phys 0x4a000000 0xffffffff
  18. #clear all sub-source pending bits
  19. mww phys 0x4a000018 0x000007ff
  20. #clear interrupt pending bit
  21. mww phys 0x4a000010 0xffffffff
  22. #PLL locktime counter
  23. mww phys 0x4c000000 0x00ffffff
  24. #Fin=12MHz Fout=202.8MHz
  25. #mww phys 0x4c000004 0x000a1031
  26. #FCLK:HCLK:PCLK = 1:2:4
  27. mww phys 0x4c000014 0x00000003
  28. mww phys 0x48000000 0x11111110
  29. mww phys 0x48000004 0x00007FFC
  30. mww phys 0x48000008 0x00007FFC
  31. mww phys 0x4800000c 0x00000700
  32. mww phys 0x48000010 0x00000700
  33. mww phys 0x48000014 0x00002E50
  34. mww phys 0x48000018 0x00002E50
  35. mww phys 0x4800001c 0x00018005
  36. mww phys 0x48000020 0x00018005
  37. mww phys 0x48000024 0x008c04e9
  38. mww phys 0x48000028 0x000000b2
  39. mww phys 0x4800002c 0x00000030
  40. mww phys 0x48000030 0x00000030
  41. }
  42. proc uptech2410_init { } {
  43. init_pll_sdram
  44. #echo "---------- Probing Nand flash ----------"
  45. nand probe 0
  46. #echo "---------- Enable some functions ----------"
  47. }
  48. set _NANDNAME $_CHIPNAME.nand
  49. nand device $_NANDNAME s3c2410 $_TARGETNAME