# Release Notes for STM32H7xx HAL Drivers

Copyright © 2017 STMicroelectronics

# License

This software component is licensed by ST under BSD 3-Clause license, the “License”; You may not use this component except in compliance with the License. You may obtain a copy of the License at:
https://opensource.org/licenses/BSD-3-Clause

# Update History

V1.6.0 / 28-June-2019

## Main Changes

- General updates to fix known defects and implementation enhancements
- HAL: generic
  - stm32h7xx_hal.h:
    - Add macros __HAL_ART_ENABLE, __HAL_ART_DISABLE and __HAL_ART_CONFIG_BASE_ADDRESS allowing to respectively enable/disable and configure the Cortex-M4 ART instruction cache
    - Add export of the variables uwTick, uwTickPrio and uwTickFreq
    - Add prototypes for utility APIs HAL_GetUIDw0, HAL_GetUIDw1 and HAL_GetUIDw2
  - stm32h7xx_hal.c:
    - uwTick, uwTickPrio and uwTickFreq are no more static
    - Update HAL_Init API to configure and enable the Cortex-M4 ART instruction cache with default base address set to flash bank 2 (default boot address of the Cortex-M4). user can change this default configuration, if required, by calling macros __HAL_ART_ENABLE, __HAL_ART_DISABLE and __HAL_ART_CONFIG_BASE_ADDRESS after the HAL_Init
    - Add implementation of utility APIs HAL_GetUIDw0, HAL_GetUIDw1 and HAL_GetUIDw2
  - stm32h7xx_hal_conf_template.h:
    - Add “USE_SPI_CRC” definition set to 1 by default and customizable by the HAL user
- HAL/LL ADC:
  - stm32h7xx_hal_adc.h:
    - Remove useless defines ADC_OVERSAMPLING_RATIO_2 to ADC_OVERSAMPLING_RATIO_1024. the oversampling ratio is filled in parameter “Ratio” of the structure “Oversampling” of the “ADC_InitTypeDef” structure with a value between 1 and 1024
  - stm32h7xx_hal_adc_ex.h:
    - Fix macro “IS_ADC_OVERSAMPLING_RATIO”, the allowed oversampling ratio is a value between 1 and 1024
    - Add prototype of “HAL_ADCEx_LinearCalibration_FactorLoad” API allowing to automatically load the linear calibration factors from ADC engineering bytes (programmed during device production, specific to each device)
  - stm32h7xx_ll_adc.h:
    - Add definitions of ADC_LINEAR_CALIB_REG_1_ADDR to ADC_LINEAR_CALIB_REG_6_ADDR: these are the addresses with ADC linearity calibration content (programmed during device production, specific to each device) the content of these addresses is then automatically loaded by the API “HAL_ADCEx_LinearCalibration_FactorLoad”
  - stm32h7xx_hal_adc.c:
    - Update “HAL_ADC_ConfigChannel” implementation to set the ADC selected offset right shift
  - stm32h7xx_hal_adc_ex.c:
    - Update definition of “ADC_CALIBRATION_TIMEOUT” to 633600000 according to the data-sheet update
    - Update “HAL_ADCEx_LinearCalibration_SetValue” implementation to:
      - Enable the ADC before applying the calibration factors
      - Respect the user linear calibration buffer order from calibration factor 0 to 5
    - Update “HAL_ADCEx_LinearCalibration_GetValue” implementation to:
      - Respect the user linear calibration buffer order from calibration factor 0 to 5
    - Add “HAL_ADCEx_LinearCalibration_FactorLoad” API allowing to automatically load the linear calibration factors from ADC engineering bytes (programmed during device production, specific to each device)
    - Update “HAL_ADCEx_InjectedConfigChannel” implementation to set the ADC selected offset right shift
- HAL CRYP:
  - stm32h7xx_hal_cryp.c:
    - Update “CRYP_GCMCCM_SetPayloadPhase_IT” implementation to improve data management in interrupt mode
    - Update “CRYP_Workaround” to fix the implementation of the authentication tags computation phase during a GCM encryption when the size of the last payload block is inferior to 128 bits
- HAL GPIO:
  - stm32h7xx_hal_gpio.c:
    - Fix implementation of “HAL_GPIO_DeInit” API in order to clear the correct external interrupt/event in SYSCFG EXTICR register
- HAL/LL HRTIM:
  - stm32h7xx_hal_hrtim.h:
    - Fix definitions of HRTIM Output Set Sources according the STM32H7 reference manual:
      - Remove definition HRTIM_OUTPUTSET_TIMAEV1_TIMBCMP1 to HRTIM_OUTPUTSET_TIMFEV9_TIMECMP3
      - Replaced by HRTIM_OUTPUTSET_TIMEV_1 to HRTIM_OUTPUTSET_TIMEV_9 definition
      - The stm32_hal_legacy.h file is also updated to avoid compatibility break versus the previous STM32H7 HAL version regarding the removed/replaced defines
  - stm32h7xx_hal_hrtim.c:
    - Update “HAL_HRTIM_WaveformCompareConfig” implementation to clear HRTIM_TIMCR_DELCMP2 bit field when required
  - stm32h7xx_ll_hrtim.h:
    - Fix definitions of the output set sources (“LL_HRTIM_CROSSBAR_NONE” to “LL_HRTIM_CROSSBAR_UPDATE” replacing “LL_HRTIM_OUTPUTSET_NONE” to LL_HRTIM_OUTPUTSET_UPDATE) according to the reference manual (compatibility break)
- HAL/LL HSEM:
  - stm32h7xx_hal_hsem.c:
    - Update “HAL_HSEM_Release” implementation to support dynamic CPU ID detection useful when code is intended to be shared between the Cortex-M4 and Cortex-M7 in a dual core device
- HAL IRDA:
  - stm32h7xx_hal_irda.c:
    - Update description of “HAL_IRDA_Transmit_XXX”, “HAL_IRDA_Receive_XXX” APIs with more details about the data size management
- HAL LPTIM:
  - stm32h7xx_hal_lptim.c:
    - Update “HAL_LPTIM_XXX_Start/HAL_LPTIM_XXX_Stop” and “HAL_LPTIM_XXX_Start_IT/HAL_LPTIM_XXX_Stop_IT” implementations to handle “ARROK” and “CMPOK” flags
  - stm32h7xx_hal_lptim.h:
    - Update "__HAL_LPTIM_AUTORELOAD_SET" and "__HAL_LPTIM_COMPARE_SET" macros description to add details about macro usage:
      - can only be used when the LPTIM instance is enabled
    - Update "__HAL_LPTIM_ENABLE_IT" and "__HAL_LPTIM_DISABLE_IT" macros description to add details about macro usage:
      - can only be used when the LPTIM instance is disabled
- HAL MMC:
  - stm32h7xx_hal_mmc.h:
    - Comments clean-up and updates of the APIs signatures
    - Add prototypes for “HAL_MMC_ConfigSpeedBusOperation” API allowing to configure the Bus speed mode in
      - Auto mode: SDMMC_SPEED_MODE_AUTO (maximum supported by the detected MMC memory)
      - Default speed: SDMMC_SPEED_MODE_DEFAULT
      - High Speed: SDMMC_SPEED_MODE_HIGH
      - High Speed DDR: SDMMC_SPEED_MODE_DDR
  - stm32h7xx_hal_mmc.c:
    - Update of the “How to use this driver” documentation section
    - Update “HAL_MMC_ReadBlocks” and “HAL_MMC_WriteBlocks” implementations to avoid overflow during data reading/writing into/from user buffer
    - Update “HAL_MMC_IRQHandler” implementation to consider the interrupts and flag when required(context corresponds to the given flag/interrupt)
    - Add “HAL_MMC_ConfigSpeedBusOperation” API allowing to configure the Bus speed mode

- HAL SD:

  - Updates to handle 2 SD instances with different settings regarding the transceiver presence as follow:
    - If the define “USE_SD_TRANSCEIVER” is set to 1 then user can select different transceiver settings through the parameter “TranceiverPresent” of the Init structure (SDMMC_TRANSCEIVER_PRESENT/SDMMC_TRANSCEIVER_NOT_PRESENT)
    - If “USE_SD_TRANSCEIVER” is set to 1 and the parameter “TranceiverPresent” of the Init structure is not set (it takes the numerical value 0 which corresponds to SDMMC_TRANSCEIVER_UNKNOWN) then “TranceiverPresent” is forced to SDMMC_TRANSCEIVER_PRESENT in the “HAL_SD_Init” API:
      - This allows legacy user code that sets “USE_SD_TRANSCEIVER” to 1 and doesn’t fill the parameter “TranceiverPresent” to continue working as the previous HAL SD version (using a transceiver)
    - If the define “USE_SD_TRANSCEIVER” is set to 0 then the parameter “TranceiverPresent” is not available and the HAL SD driver assumes no transceivers for both SD instances
      - This allows also legacy user code that sets “USE_SD_TRANSCEIVER” to 0 to continue working as the previous HAL SD version
  - stm32h7xx_hal_sd.h:
    - Rename “HAL_SD_CardStateTypedef” to “HAL_SD_CardStateTypeDef” as per the STM32Cube coding and naming rules
    - Rename “HAL_SD_CardCSDTypedef” to “HAL_SD_CardCSDTypeDef” as per the STM32Cube coding and naming rules
    - Rename “HAL_SD_CardCIDTypedef” to “HAL_SD_CardCIDTypeDef” as per the STM32Cube coding and naming rules
    - Rename “HAL_SD_CardStatusTypedef” to “HAL_SD_CardStatusTypeDef” as per the STM32Cube coding and naming rules
    - Notes: backward compatibility ensured through the stm32_hal_legacy.h file
  - stm32h7xx_hal_sd.c:
    - Update “HAL_SD_InitCard” implementation to add 74 SD card clock cycles delay required for power up before starting the SD initialization
    - Update “HAL_SD_ReadBlocks” and “HAL_SD_WriteBlocks” implementations to avoid overflow during data reading/writing into/from user buffer
    - Update “HAL_SD_IRQHandler” implementation to consider the interrupts and flag when required(context corresponds to the given flag/interrupt)
    - Updates following renaming of “HAL_SD_CardStateTypeDef”, “HAL_SD_CardCSDTypeDef”, “HAL_SD_CardCIDTypeDef”, and “HAL_SD_CardStatusTypeDef”
    - Update “HAL_SD_ConfigSpeedBusOperation” implementation to handle “SDMMC_SPEED_MODE_AUTO” and “SDMMC_SPEED_MODE_HIGH” SD card speed modes in case of no transceiver present
- LL SDMMC:
  - Update “SDMMC_InitTypeDef” structure to add “TranceiverPresent” field in case of the define “USE_SD_TRANSCEIVER” is not zero:
    - This parameter allows to handle 2 SD instances with different settings regarding the transceiver presence as described above
- HAL/LL RCC:
  - stm32h7xx_ll_rcc.h:
    - Add suffix “LL_RCC” to private defines “REG_SHIFT”, “POS_SHIFT”, “CONFIG_SHIFT” and “MASK_SHIFT” according to the STM32Cube coding rules and to avoid clash with other modules defines if any
  - stm32h7xx_hal_rcc.c:
    - Update “HAL_RCC_DeInit” API implementation to “uwTickPrio” variable when calling “HAL_InitTick” instead of the define “TICK_INT_PRIORITY” . The variable “uwTickPrio” maintains the last user Tick priority configuration where the “TICK_INT_PRIORITY” define is the initial Tick priority applied during the “HAL_Init”
  - stm32h7xx_hal_rcc_ex.c:
    - Update “HAL_RCCEx_GetPeriphCLKFreq” API implementation to add support of the SDMMC peripheral clock frequency calculation
- HAL TIM:
  - stm32h7xx_hal_tim.h:
    - Add "__HAL_TIM_ENABLE_OCxFAST" and "__HAL_TIM_DISABLE_OCxFAST" macros allowing respectively to enable/disable the fast mode for a given channel
  - stm32h7xx_hal_tim_ex.h:
    - Rename the timer remapping “TIM_TIM1_ETR_ADC1_AWD1” to “TIM_TIM1_ETR_ADC1_AWD3” defines respectively to “TIM_TIM1_ETR_ADC2_AWD1” to TIM_TIM1_ETR_ADC2_AWD3 according to the reference manual (compatibility break)
    - Rename the timer remapping “TIM_TIM8_ETR_ADC1_AWD1” to “TIM_TIM8_ETR_ADC1_AWD3” defines respectively to “TIM_TIM8_ETR_ADC2_AWD1” to “TIM_TIM8_ETR_ADC2_AWD3” according to the reference manual (compatibility break)
  - stm32h7xx_hal_tim.c:
    - Update “HAL_TIM_OnePulse_ConfigChannel” description to add details about usage of "__HAL_TIM_ENABLE_OCxFAST" to output a waveform with a minimum delay
  - stm32h7xx_hal_tim_ex.c:
    - Update “HAL_TIMEx_ConfigBreakDeadTime” description to add details about interrupts enabling and generation
- HAL UART:
  - Update to add UART Receiver timeout management (RTOF)
  - stm32h7xx_hal_uart.h:
    - Add definition of error code “HAL_UART_ERROR_RTO”
    - Add definition of “UART_FLAG_RTOF” flag
    - Add definition of “UART_IT_RTO” interrupt
    - Add definition of “UART_CLEAR_RTOF” clear flag
    - Add prototypes of APIs “HAL_UART_ReceiverTimeout_Config”, “HAL_UART_EnableReceiverTimeout” and “HAL_UART_DisableReceiverTimeout”
  - stm32h7xx_hal_uart.c:
    - Update description of “HAL_UART_Transmit_XXX”, “HAL_UART_Receive_XXX” APIs with more details about the data size management
    - Update “HAL_UART_IRQHandler” to support RTOF flag
    - Add implementation of “HAL_UART_ReceiverTimeout_Config”, “HAL_UART_EnableReceiverTimeout” and “HAL_UART_DisableReceiverTimeout” APIs
- HAL USB:
  - stm32h7xx_hal_hcd.c
    - Update “HAL_HCD_HC_SubmitRequest” to avoid enabling do_ping during host setup
    - Update “HCD_Port_IRQHandler” implementation to fix fast host plug/inplug issue:
      - This update is to be used with rework done on the USB MW host process to fix process hangs during enumeration phase. The USB MW rework is part of the host USB library V3.3.3
  - stm32h7xx_hal_pcd.c
    - Update “HAL_PCD_IRQHandler” to remove useless initialization of epnum variable in HAL_PCD_IRQHandler() for OTG instance
- HAL/LL USART:
  - stm32h7xx_hal_usart.c:
    - Update description of “HAL_USART_Transmit_XXX”, “HAL_USART_Receive_XXX” APIs with more details about the data size management
  - stm32h7xx_ll_usart.h:
    - Update “LL_USART_SetBaudRate” implementation to avoid overflow in “USART_PRESCALER_TAB” table
- LL SYSTEM:
  - stm32h7xx_ll_system.h:
    - Add APIs “LL_ART_Enable”, “LL_ART_Disable”, “LL_ART_IsEnabled” and “LL_ART_SetBaseAddress” allowing to enable/disable and configure the Cortex-M4 “ART” instruction cache

## Known Limitations

- None

## Backward compatibility

- HAL TIM:
  - Rename the timer remapping “TIM_TIM1_ETR_ADC1_AWD1” to “TIM_TIM1_ETR_ADC1_AWD3” defines respectively to “TIM_TIM1_ETR_ADC2_AWD1” to TIM_TIM1_ETR_ADC2_AWD3 according to the reference manual
  - Rename the timer remapping “TIM_TIM8_ETR_ADC1_AWD1” to “TIM_TIM8_ETR_ADC1_AWD3” defines respectively to “TIM_TIM8_ETR_ADC2_AWD1” to “TIM_TIM8_ETR_ADC2_AWD3” according to the reference manual
- LL HRTIM:
  - Replace “LL_HRTIM_OUTPUTSET_NONE” to LL_HRTIM_OUTPUTSET_UPDATE defines by “LL_HRTIM_CROSSBAR_NONE” to “LL_HRTIM_CROSSBAR_UPDATE”

V1.5.0 / 05-April-2019

## Main Changes

- General updates to fix known defects and implementation enhancements
- Add support for VOS0 power regulator voltage scaling with 480MHz over clock
- Add support of STM32H7 Rev.V (All HAL and LL drivers remains compatible with STM32H7 Rev.Y)
- Update HAL/LL drivers to be MISRA-C 2012 compliant
- Add DUAL CORE support/APIs for system peripherals HAL and LL drivers(COMP, CORTEX, ETH, EXTI, FLASH, GPIO, HSEM, MDIOS, PWR, RCC, RTC)
  - DUAL CORE features are delimited by the define “DUAL_CORE”, this define is automatically available when using a DUAL CORE device through the stm32h7XYxx CMSIS device include files
- Update HAL/LL PWR driver to support Step Down Convector regulator (SMPS) available on DUAL CORE lines
- HAL: generic
  - stm32h7xx_hal.h :
    - Add support STM32H7 Rev.V
    - Add support of DUAL CORE lines
    - Add SYSCFG break macros allowing to break TIM1/8/15/16/17 and HRTIMER following a given RAM or a FLASH double ECC error, or Cortex-M7/M4 lockup.
  - stm32h7xx_hal_conf_template.h:
    - Add support of DSI peripheral(available on STM32H747xx and STM32H757xx lines)
    - Add definition of LSI oscillator value(LSI_VALUE)
  - stm32h7xx_hal.c :
    - Update HAL_Init APIs to get the SystemCoreClock(Cortex-M7 clock) and SystemD2Clock(D2 domain clock) values:
      - Useful to update these values when the system clock settings are done but the other Cortex on a DUAL CORE device
    - Update HAL_InitTick to support both Cortex-M7 and Cortex-M4 SYSTICK configuration
    - Add DUAL CORE APIs:
      - Boot address and configuration APIs: HAL_SYSCFG_CM4BootAddConfig, HAL_SYSCFG_EnableCM7BOOT, HAL_SYSCFG_DisableCM7BOOT, HAL_SYSCFG_EnableCM4BOOT and HAL_SYSCFG_DisableCM4BOOT
      - Debug APIs: HAL_EnableDomain2DBGSleepMode, HAL_DisableDomain2DBGSleepMode, HAL_EnableDomain2DBGStopMode, HAL_DisableDomain2DBGStopMode HAL_EnableDomain2DBGStandbyMode and HAL_DisableDomain2DBGStandbyMode
      - EXTI APIs: HAL_EXTI_D2_ClearFlag and HAL_EXTI_D2_EventInputConfig
  - Add stm32h7xx_hal_msp_template.c file: MSP template source file
  - Add HAL time base template files: stm32h7xx_hal_timebase_rtc_alarm_template.c, stm32h7xx_hal_timebase_rtc_wakeup_template.c and stm32h7xx_hal_timebase_tim_template.c
- HAL ADC:
  - Update to support STM32H7 Rev.V : 8bits resolution settings.
  - Remove inconsistent definition of flags ADC_FLAG_AWD and ADC_FLAG_ALL
- HAL COMP:
  - Update to support DUAL CORE lines:
    - Add __HAL_COMP_COMP1_EXTID2_ENABLE_IT/EVENT macros to enable an COMP1 EXTI IT/Event for Cortex-M4
    - Add __HAL_COMP_COMP1_EXTID2_DISABLE_IT/EVENT macros to disable an COMP1 EXTI IT/Event for Cortex-M4
    - Add __HAL_COMP_COMP1_EXTID2_GET_FLAG and __HAL_COMP_COMP1_EXTID2_CLEAR_FLAG macros to get/clear COMP1 EXTI flag for Cortex-M4
    - Add __HAL_COMP_COMP2_EXTID2_ENABLE_IT/EVENT macros to enable an COMP2 EXTI IT/Event for Cortex-M4
    - Add __HAL_COMP_COMP2_EXTID2_DISABLE_IT/EVENT macros to disable an COMP2 EXTI IT/Event for Cortex-M4
    - Add __HAL_COMP_COMP2_EXTID2_GET_FLAG and __HAL_COMP_COMP2_EXTID2_CLEAR_FLAG macros to get/clear COMP2 EXTI flag for Cortex-M4
    - Update HAL_COMP_Init function : don’t enable the EXTI IT and event in case of DUAL CORE. User may the use either __HAL_COMP_COMP1_EXTI_ENABLE_IT/EVENT or __HAL_COMP_COMP1_EXTID2_ENABLE_IT/EVENT to enable the IT/event for either Cortex-M7 or Cortex-M4
- HAL CORTEX:
  - Update “CORTEX MPU Region Number” define for DUAL CORE lines:
    - Cortex-M4: 8 MPU regions available
    - Cortex-M7 (or single core): 16 MPU regions available
  - Add definition of Cortex-M5 CPU ID (CM4_CPUID)
  - Update HAL_GetCurrentCPUID API to support Cortex-M7 and Cortex-M4
- HAL DSI:
  - Introduce HAL DSI driver:stm32h7xx_hal_dsi.h and stm32h7xx_hal_dsi.c (DSI peripheral is available on STM32H747xx and STM32H757xx lines only)
- HAL ETH:
  - stm32h7xx_hal_eth.h:
    - Update ETH_DMADescTypeDef definition: remove packing to avoid byte access(as all fields of this structure are UINT32)
  - stm32h7xx_hal_eth.c:
    - Fix ETH_DMARxDescListInit function to support the case when Ethernet packet is split into more than one descriptor by:
      - Clearing the ETH_DMATXNDESCRF_LD bit of previous descriptor
      - Clearing the ETH_DMATXNDESCRF_FD bit of new descriptor to indicate that this descriptor is not the first segment of the packet
    - Fix HAL_ETH_GetRxDataBuffer and HAL_ETH_IRQHandler functions for better robustness when mass receiving UDP/TCPIP packets:
      - HAL_ETH_IRQHandler : Remove call to HAL_ETH_IsRxDataAvailable when RX Interrupt occurs as it may update the RX DMA descriptors while the last received data is being proceeded by TCPIP stack/Application: in this case data will be lost or corrupted
    - HAL_ETH_GetRxDataLength: Update descriptor informations (descidx and dmarxdesc) with the last values returned by HAL_ETH_IsRxDataAvailable() when new data is available
  - Update to support DUAL CORE lines:
    - Add __HAL_ETH_WAKEUP_EXTID2_ENABLE_IT macro to enable ETH wakeup EXTI for Cortex-M4
    - Add __HAL_ETH_WAKEUP_EXTID2_GET_FLAG and __HAL_ETH_WAKEUP_EXTID2_CLEAR_FLAG macros to get/clear ETH wakeup EXTI flag for Cortex-M4
    - Update HAL_ETH_IRQHandler function to get/clear ETH wakeup EXTI flag depending of the current CPU(Cortex-M4 or Cortex-M7)
- HAL EXTI:
  - Update to support DUAL CORE lines:
    - stm32h7xx_hal_exti.h:
      - Add DUAL CORE EXTI lines definition
      - Add EXTI_MODE_CORE1_INTERRUPT/EVENT, EXTI_MODE_CORE2_INTERRUPT/EVENT modes definition
    - stm32h7xx_hal_exti.c:
      - Update to support EXTI lines on both Cortex-M7/Cortex-M4: APIs HAL_EXTI_SetConfigLine, HAL_EXTI_GetConfigLine, HAL_EXTI_ClearConfigLine, HAL_EXTI_IRQHandler, HAL_EXTI_GetPending and HAL_EXTI_ClearPending
- HAL FLASH:
  - Update to support STM32H7 Rev.V devices
  - Add support of CRC calculation feature
  - Update to support DUAL CORE lines:
    - FLASH_OBProgramInitTypeDef structure: add CM4BootConfig, CM4BootAddr0 and CM4BootAddr1 for Cortex-M4 boot configuration
    - Add definitions for DUAL CORE lines option bytes:
      - OPTIONBYTE_CM7_BOOTADD, OPTIONBYTE_CM4_BOOTADD, OB_BCM7_DISABLE, OB_BCM7_ENABLE, OB_BCM4_DISABLE, OB_BCM4_ENABLE, OB_IWDG2_SW, OB_IWDG2_HW, OB_STOP_RST_D2, OB_STOP_NO_RST_D2, OB_STDBY_RST_D2, OB_STDBY_NO_RST_D2
      - Update HAL_FLASHEx_OBProgram, HAL_FLASHEx_OBGetConfig, FLASH_OB_UserConfig, FLASH_OB_BootAddConfig and FLASH_OB_GetBootAdd functions according to the new option bytes
      - Add FLASH_OB_CM4BootAddConfig and FLASH_OB_GetCM4BootAdd functions for Cortex-M4 boot address configuration
  - Enhance the HAL_FLASH_Program/HAL_FLASH_Program_IT implementation by adding Add ISB/DSB instructions:
    - Between programming enabling (Bit FLASH_CR_PG set to 1) and writing a flash word
    - Between the flash word writing and the wait for the programming operation to end
  - Fix FLASH_OB_GetRDP APIs to return the correct value in case of RDP level 1
- HAL GPIO:
  - Add definition of new AF available in STM32H7 Rev.V devices:
    - GPIO_AF0_C1DSLEEP, GPIO_AF0_C1DSLEEP, GPIO_AF0_C1SLEEP, GPIO_AF0_D1PWREN, GPIO_AF0_D2PWREN, GPIO_AF0_C2DSLEEP, GPIO_AF0_C2SLEEP, GPIO_AF13_CRS_SYNC and GPIO_AF13_DSI
  - Update to support DUAL CORE lines:
    - Update to support EXTI lines on both Cortex-M7/Cortex-M4 when a GPIO is configured in IT:EVENT mode : APIs HAL_GPIO_Init, HAL_GPIO_DeInit and HAL_GPIO_EXTI_IRQHandler
- HAL HCD:
  - Fix HCD_HC_OUT_IRQHandler function to ensure setting the correct toggle for OUT interrupt during transfer complete
- HAL I2S:
  - Fully reworked HAL I2S driver to fix issues and limitations and for MISRA-C 2012 compliance
- HAL LPTIM:
  - Update LPTIM_Disable function to use RCC defines instead of hard coded zero values
- HAL LTDC:
  - Add stm32h7xx_hal_ltdc_ex.c and stm32h7xx_hal_ltdc_ex.h files allowing to use the LTDC and DSI peripherals together
- HAL MDIO:
  - Update to support DUAL CORE lines:
    - Add __HAL_MDIOS_WAKEUP_EXTID2_ENABLE_IT macro allowing to enable MDIO EXTI IT for Cortex-M4
    - Add __HAL_MDIOS_WAKEUP_EXTID2_GET_FLAG and __HAL_MDIOS_WAKEUP_EXTID2_CLEAR_FLAG macros allowing to get:clear MDIO EXTI flag for Cortex-M4
    - Update HAL_MDIOS_IRQHandler function to support MDIO EXTI flag clearing for Cortex-M7 or Cortex-M4 (depending of the current CPU)
- HAL MMC:
  - Implementation enhancement of APIs HAL_MMC_ReadBlocks/_IT/_DMA, HAL_MMC_WriteBlocks/_IT/_DMA, HAL_MMC_IRQHandler and HAL_MMC_Abort
- HAL PCD:
  - Cleanup and fix USB PCD interrupt handler to handle EP0OUT transfers in USB DMA mode
  - Fix and enhancement of BCD (Battery Charging) feature
  - Fix and enhancement to power-up the internal FS transceiver when the BCD discovery is completed
- HAL PWR:
  - Update to support VOS0 power regulator voltage scaling :
    - Add definition of PWR_REGULATOR_VOLTAGE_SCALE0
    - Update __HAL_PWR_VOLTAGESCALING_CONFIG macro for VOS0 support
  - Update to support DUAL CORE lines:
    - File stm32h7xx_hal_pwr.h:
      - add definition of following flags:
        - PWR_FLAG_CPU_HOLD (Cortex-M7 hold boot flag), PWR_FLAG_CPU2_HOLD (Cortex-M4 hold boot flag), PWR_FLAG2_STOP (Cortex-M4 system stop flag), PWR_FLAG2_SB_D1 (Cortex-M4 D1 standby flag), PWR_FLAG2_SB_D2 (Cortex-M4 D2 standby flag), PWR_FLAG2_SB (Cortex-M4 system standby flag)
      - Update __HAL_PWR_GET_FLAG and __HAL_PWR_CLEAR_FLAG macros implementation with new above flags
      - Update __HAL_PWR_PVD_XXX macros for D2 domain (Cortex-M4)
    - File stm32h7xx_hal_pwr_ex.h
      - Add PWR_CORE_CPU1 and PWR_CORE_CPU2: PWR cores definitions respectively relative to Cortex-M7 and Cortex-M4
      - Add support for SMPS PWR supply regulator (note that SMPS regulator is available on DUAL CORE lines only)
      - Update __HAL_PWR_AVD_XXX macros for D2 domain (Cortex-M4)
    - File stm32h7xx_hal_pwr.c
      - Update functions HAL_PWR_ConfigPVD, HAL_PWR_EnterSTOPMode, HAL_PWR_EnterSTANDBYMode and HAL_PWR_PVD_IRQHandler
        - Add CPU2(Cortex-M4) domains power configuration
    - File stm32h7xx_hal_pwr_ex.c
      - Update HAL_PWREx_EnterSTOPMode, HAL_PWREx_ClearPendingEvent, HAL_PWREx_EnterSTANDBYMode, HAL_PWREx_ConfigD3Domain, HAL_PWREx_EnableWakeUpPin, HAL_PWREx_ConfigAVD and HAL_PWREx_PVD_AVD_IRQHandler to consider DUAL CORE lines: Cortex-M4 versus power domains settings
      - Introduce HAL_PWREx_HoldCore API: allowing to hold a CPU (Cortex-M7 or Cortex-M4) when exiting from STOP mode
      - Introduce HAL_PWREx_ReleaseCore API: allowing to release a holden CPU(Cortex-M7 or Cortex-M4) after a wake-up from STOP
      - Update HAL_PWREx_ConfigSupply function implementation to support SMPS power regulator
- HAL RAMECC:
  - Fix typo in HAL_RAMECC_EnableNotification and HAL_RAMECC_DisableNotification APIs naming
- HAL RCC:
  - Update to support DUAL CORE lines:
    - stm32h7xx_hal_rcc.h:
      - Add DUAL CORE reset flags: RCC_FLAG_C1RST, RCC_FLAG_C2RST, RCC_FLAG_SFTR1ST, RCC_FLAG_SFTR2ST, RCC_FLAG_WWDG2RST and RCC_FLAG_IWDG2RST
      - Add Cortex-M4 ART clock enable/disable macros: __HAL_RCC_ART_CLK_ENABLE, __HAL_RCC_ART_CLK_DISABLE, and __HAL_RCC_ART_IS_CLK_ENABLED
      - Add Cortex-M4 ART force/release reset macros: __HAL_RCC_ART_FORCE_RESET and __HAL_RCC_ART_RELEASE_RESET
      - Add DSI clock enable/disable macros: __HAL_RCC_DSI_CLK_ENABLE, __HAL_RCC_DSI_CLK_DISABLE, __HAL_RCC_DSI_IS_CLK_ENABLED and __HAL_RCC_DSI_IS_CLK_DISABLED
      - Add DSI force/release reset macros: __HAL_RCC_DSI_FORCE_RESET and __HAL_RCC_DSI_RELEASE_RESET
      - Add DSI sleep clock enable/disable macros: __HAL_RCC_DSI_CLK_SLEEP_ENABLE, __HAL_RCC_DSI_CLK_SLEEP_DISABLE and __HAL_RCC_DSI_IS_CLK_SLEEP_ENABLED and __HAL_RCC_DSI_IS_CLK_SLEEP_DISABLED
      - Add WWDG2 enable/disable macros: __HAL_RCC_WWDG2_CLK_ENABLE, __HAL_RCC_WWDG2_CLK_DISABLE, __HAL_RCC_WWDG2_IS_CLK_ENABLED and __HAL_RCC_WWDG2_IS_CLK_DISABLED
      - Add WWDG2 sleep clock enable/disable macros : __HAL_RCC_WWDG2_CLK_SLEEP_ENABLE, __HAL_RCC_WWDG2_CLK_SLEEP_DISABLE, __HAL_RCC_WWDG2_IS_CLK_SLEEP_ENABLED and __HAL_RCC_WWDG2_IS_CLK_SLEEP_DISABLED
      - Add peripherals _HAL_RCC_C1_PPP_CLK_ENABLE macros: allowing to enable/allocate a peripheral clock for Cortex-M7
      - Add peripherals _HAL_RCC_C1_PPP_CLK_DISABLE macros: allowing to disable/deallocate a peripheral clock for Cortex-M7
      - Add peripherals _HAL_RCC_C2_PPP_CLK_ENABLE macros: allowing to enable/allocate a peripheral clock for Cortex-M4
      - Add peripherals _HAL_RCC_C2_PPP_CLK_DISABLE macros: allowing to disable/deallocate a peripheral clock for Cortex-M4
      - Add peripherals _HAL_RCC_C2_PPP_CLK_DISABLE macros: allowing to disable/deallocate a peripheral clock for Cortex-M4
      - Add peripherals __HAL_RCC_C1_PPP_CLK_SLEEP_ENABLE/DISABLE macros: allowing to enable/allocate or disable a peripheral sleep clock for Cortex-M7
      - Add peripherals __HAL_RCC_C2_PPP_CLK_SLEEP_ENABLE/DISABLE macros: allowing to enable/allocate or disable a peripheral sleep clock for Cortex-M4
      - Add __HAL_RCC_C1_CLEAR_RESET_FLAGS and __HAL_RCC_C1_GET_FLAG: allowing to get/reset an RCC flag for Cortex-M7
      - Add __HAL_RCC_C2_CLEAR_RESET_FLAGS and __HAL_RCC_C2_GET_FLAG: allowing to get/reset an RCC flag for Cortex-M4
    - stm32h7xx_hal_rcc_ex.h:
      - Add __HAL_RCC_DSI_CONFIG and __HAL_RCC_GET_DSI_SOURCE macros allowing to configure and get the DSI source clock
    - stm32h7xx_hal_rcc_ex.c:
      - Update HAL_RCCEx_PeriphCLKConfig and HAL_RCCEx_GetPeriphCLKConfig functions to add DSI peripheral clock configuration
      - Add HAL_RCCEx_EnableBootCore allowing to enable Cortex-M7 or Cortex-M4 boot independently from FLASH option bytes
      - Update HAL_RCCEx_WWDGxSysResetConfig to generate system reset using WWDG1 or WWDG2
  - Update __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST macro to support STM32H7 Rev.V and Rev.Y
  - Update __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST macro to support STM32H7 Rev.V and Rev.Y
  - Update __HAL_RCC_LSEDRIVE_CONFIG macro to support STM32H7 Rev.V and Rev.Y
  - Update HAL_RCC_GetOscConfig function to support STM32H7 Rev.V and Rev.Y
  - Fix HSITRIM value reset value in HAL_RCC_DeInit function
  - Update HAL_RCC_OscConfig to disable PLLFRACN before applying a new value
  - Update HAL_RCCEx_CRSConfig to support STM32H7 Rev.V and Rev.Y
  - Add USB2 OTG FS ULPI macros: __HAL_RCC_USB2_OTG_FS_ULPI_CLK_ENABLE, __HAL_RCC_USB2_OTG_FS_ULPI_CLK_DISABLE, __HAL_RCC_USB2_OTG_FS_ULPI_IS_CLK_ENABLED, __HAL_RCC_USB2_OTG_FS_ULPI_IS_CLK_DISABLED __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_ENABLE, __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_DISABLE, __HAL_RCC_USB2_OTG_FS_ULPI_IS_CLK_SLEEP_ENABLED and __HAL_RCC_USB2_OTG_FS_ULPI_IS_CLK_SLEEP_DISABLED
- HAL RTC:
  - Update to support DUAL CORE lines:
    - stm32h7xx_hal_rtc.h:
      - Add __HAL_RTC_ALARM_EXTID2_ENABLE_IT and __HAL_RTC_ALARM_EXTID2_DISABLE_IT macros : allowing to enable/disable generating EXTI IT for D2 Domain/Cortex-M4 upon an RTC ALARM
      - Add __HAL_RTC_ALARM_EXTID2_ENABLE_EVENT and __HAL_RTC_ALARM_EXTID2_DISABLE_EVENT macros: allowing to enable/disable generating EXTI EVENT for D2 Domain/Cortex-M4 upon an RTC ALARM
      - Add __HAL_RTC_ALARM_EXTID2_GET_FLAG and __HAL_RTC_ALARM_EXTID2_CLEAR_FLAG macros: allowing to get/clear EXTI RTC ALARM flag
    - stm32h7xx_hal_rtc_ex.h:
      - Add __HAL_RTC_WAKEUPTIMER_EXTID2_ENABLE_IT and __HAL_RTC_WAKEUPTIMER_EXTID2_DISABLE_IT macros: allowing to enable/disable generating EXTI IT for D2 Domain/Cortex-M4 upon an RTC WakeUp
      - Add __HAL_RTC_WAKEUPTIMER_EXTID2_ENABLE_EVENT and __HAL_RTC_WAKEUPTIMER_EXTID2_DISABLE_EVENT macros: allowing to enable/disable generating EXTI EVENT for D2 Domain/Cortex-M4 upon an RTC WakeUp
      - Add __HAL_RTC_TAMPER_TIMESTAMP_EXTID2_GET_FLAG and __HAL_RTC_TAMPER_TIMESTAMP_EXTID2_CLEAR_FLAG macros: allowing to get/clear EXTI RTC TIMESTAMP flag
    - stm32h7xx_hal_rtc.c:
      - Update HAL_RTC_AlarmIRQHandler function to support EXTI IT clearing for Cortex-M7 or Cortex-M4
    - stm32h7xx_hal_rtc_ex.c:
      - Update HAL_RTCEx_SetTimeStamp_IT function : don’t enable the EXTI IT in case of DUAL CORE. User may the use either __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT or __HAL_RTC_ALARM_EXTID2_ENABLE_IT to enable the IT for either Cortex-M7 or Cortex-M4
      - Update HAL_RTCEx_TamperTimeStampIRQHandler function to support EXTI IT clearing for Cortex-M7 or Cortex-M4
- HAL SAI:
  - Update to support STM32H7 Rev.V:
    - SAI_InitTypeDef structure: Add filed MckOutput field (specific for STM32H7 Rev.V devices) allowing to select whether master clock output will be generated or not
    - Update HAL_SAI_Init function in order to apply MckOutput field of the init structure for STM32H7 Rev.V devices (Rev.B and above)
  - Fix register callback management for ErrorCallback in HAL_SAI_IRQHandler function
- HAL SD:
  - Update to add support of DDR mode
  - Update to fix behavior of uSD cards v1.x
- HAL TIM:
  - Align DMA Burst defines with the reference manual: Remove TIM_DMABASE_OR definition Add TIM_DMABASE_TISEL definition
- LL ADC:
  - Update to support STM32H7 Rev.V :
    - Add definition for boost mode ranges supported by the STM32H7 Rev.V:
      - LL_ADC_BOOST_MODE_6MHZ25, LL_ADC_BOOST_MODE_12MHZ5, LL_ADC_BOOST_MODE_20MHZ, LL_ADC_BOOST_MODE_25MHZ and LL_ADC_BOOST_MODE_50MHZ
    - Update LL_ADC_SetResolution and LL_ADC_GetResolution APIs to support STM32H7 Rev.V and STM32H7 Rev.Y (8bits resolution settings)
    - Update LL_ADC_SetBoostMode and LL_ADC_GetBoostMode APIs to support STM32H7 Rev.V and STM32H7 Rev.Y
- LL EXTI:
  - Update to support DUAL CORE lines:
    - stm32h7xx_ll_exti.c:
      - Update LL_EXTI_Init and LL_EXTI_DeInit APIs to support configuration of EXTI lines for Cortex-M7 and Cortex-M4 (C2)
    - stm32h7xx_ll_exti.h:
      - Introduce definitions of LL_EXTI_MODE_C1_IT/EVENT/IT_EVENT and LL_EXTI_MODE_C2_IT/EVENT/IT_EVENT allowing to select EXTI modes for Cortex-M7(C1) or Cortex-M4(C2) or a combination of both
      - Introduce APIs to handle EXTI events for Cortex-M4: LL_C2_EXTI_EnableEvent_x_y, LL_C2_EXTI_DisableEvent_x_y and LL_C2_EXTI_IsEnabledEvent_x_y
      - Introduce APIs to handle EXTI interrupts for Cortex-M4: LL_C2_EXTI_EnableIT_x_y, LL_C2_EXTI_DisableIT_x_y and LL_C2_EXTI_IsEnabledIT_x_y
      - Introduce APIs o handle EXTI flags for Cortex-M4: LL_C2_EXTI_IsActiveFlag_x_y, LL_C2_EXTI_ReadFlag_x_y and LL_C2_EXTI_ClearFlag_x_y
- LL HSEM:
  - Update to support DUAL CORE lines:
    - stm32h7xx_ll_hsem.h:
      - Add definition of LL_HSEM_COREID_CPU2
      - Add APIs to handle IT management for Cortex-M4: LL_HSEM_EnableIT_C2IER, LL_HSEM_DisableIT_C2IER and LL_HSEM_IsEnabledIT_C2IER
      - Add APIs to handle flags management for Cortex-M4: LL_HSEM_ClearFlag_C2ICR, LL_HSEM_IsActiveFlag_C2ISR and LL_HSEM_IsActiveFlag_C2MISR
- LL PWR:
  - Update to support DUAL CORE lines:
    - Add CPU1/2 low power flags:
      - Add LL_PWR_FLAG_CPU2_CSSF flag definition: for CPU2(Cortex-M4) STANDBY, STOP and HOLD flags
      - Add LL_PWR_FLAG_SMPSEXTRDY flag definition: SMPS External supply ready flag
      - Add LL_PWR_FLAG_CPU_HOLD2F flag definition: CPU1(Cortex-M7) in hold wakeup flag
      - Add LL_PWR_FLAG_CPU2_SBF_D2 and LL_PWR_FLAG_CPU2_SBF_D1: respectively for D1/D2 CPU2(Cortex-M4) standby flags
      - Add LL_PWR_FLAG_CPU2_SBF flag definition: CPU2(Cortex-M4) system standby flag
      - Add LL_PWR_FLAG_CPU2_STOPF flag definition: CPU2(Cortex-M4) system stop flag
      - Add LL_PWR_FLAG_CPU2_HOLD1F flag definition: CPU2(Cortex-M4) in hold wakeup flag
    - Add CPU2 low power modes:
      - Add LL_PWR_CPU2_MODE_D1STOP definition: Enter D1 domain to Stop mode when the CPU2(Cortex-M4) enters deep sleep
      - Add LL_PWR_CPU2_MODE_D1STANDBY definition: Enter D1 domain to Standby mode when the CPU2(Cortex-M4) enters deep sleep
      - Add LL_PWR_CPU2_MODE_D2STOP definition: Enter D2 domain to Stop mode when the CPU2(Cortex-M4) enters deep sleep
      - Add LL_PWR_CPU2_MODE_D2STANDBY definition: Enter D2 domain to Standby mode when the CPU2(Cortex-M4) enters deep sleep
      - Add LL_PWR_CPU2_MODE_D3STOP definition: Enter D3 domain to Stop mode when the CPU2(Cortex-M4) enters deep sleep
      - Add LL_PWR_CPU2_MODE_D3STANDBY definition: Enter D3 domain to Standby mode when the CPU2(Cortex-M4) enters deep sleep
      - Add LL_PWR_CPU2_MODE_D3RUN definition: Keep system D3 domain in RUN mode when the CPU2 enter deep sleep
    - Add definition for DUAL CORE lines new SMPS and LDO power supply source configuration:
      - LL_PWR_DIRECT_SMPS_SUPPLY: Core domains are supplied from the SMPS regulator
      - LL_PWR_SMPS_1V8_SUPPLIES_LDO: The SMPS 1.8V output supplies the LDO which supplies the Core domains
      - LL_PWR_SMPS_2V5_SUPPLIES_LDO: The SMPS 2.5V output supplies the LDO which supplies the Core domains
      - LL_PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO: The SMPS 1.8V output supplies an external circuits and the LDO. The Core domains are supplied from the LDO
      - LL_PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO: The SMPS 2.5V output supplies an external circuits and the LDO. The Core domains are supplied from the LDO
      - LL_PWR_SMPS_1V8_SUPPLIES_EXT : The SMPS 1.8V output supplies an external source which supplies the Core domains
      - LL_PWR_SMPS_2V5_SUPPLIES_EXT : The SMPS 2.5V output supplies an external source which supplies the Core domains
    - Update LL_PWR_ConfigSupply and LL_PWR_GetSupply APIs implementation to support new power supply sources on DUAL CORE lines
    - Add LL_PWR_CPU2_SetD1PowerMode and LL_PWR_CPU2_GetD1PowerMode APIs: allowing to Set/Get D1 domain low power mode when CPU2(Cortex-M4) goes to deep sleep mode
    - Add LL_PWR_CPU2_SetD2PowerMode and LL_PWR_CPU2_GetD2PowerMode APIs: allowing to Set/Get D2 domain low power mode when CPU2(Cortex-M4) goes to deep sleep mode
    - Add LL_PWR_CPU2_SetD3PowerMode and LL_PWR_CPU2_GetD3PowerMode APIs: allowing to Set/Get D3 domain low power mode when CPU2(Cortex-M4) goes to deep sleep mode
    - Add LL_PWR_HoldCPU1 , LL_PWR_ReleaseCPU1 and LL_PWR_IsCPU1Held APIs : allowing to Hold/Release CPU1(CoretxM7) when exiting from STOP mode
    - Add LL_PWR_HoldCPU2 , LL_PWR_ReleaseCPU2 and LL_PWR_IsCPU2Held APIs : allowing to Hold/Release CPU2(CoretxM4) when exiting from STOP mode
    - Add LL_PWR_CPU2_EnableD3RunInLowPowerMode LL_PWR_CPU2_DisableD3RunInLowPowerMode and LL_PWR_CPU2_IsEnabledD3RunInLowPowerMode APIs: allowing to Set/Get D3 domain low power mode when CPU2(Cortex-M4) goes to deep sleep mode
    - Add LL_PWR_IsActiveFlag_SMPSEXT API: allowing to check the external SMPS supply ready flag
    - Add LL_PWR_IsActiveFlag_HOLD2 and LL_PWR_IsActiveFlag_HOLD1: allowing to get CPU2(Cortex-M4) and CPU1(Cortex-M7) HOLD flags
    - Add LL_PWR_CPU2_IsActiveFlag_STOP and LL_PWR_CPU2_IsActiveFlag_SB: allowing to get CPU2(Cortex-M4) Stop and standby flags
    - Add LL_PWR_CPU2_IsActiveFlag_SB_D1 API: allowing to get CPU2(Cortex-M4) D1 domain standby flag
    - Add LL_PWR_CPU2_IsActiveFlag_SB_D2 API: allowing to get CPU2(Cortex-M4) D2 domain standby flag
    - Add LL_PWR_ClearFlag_CPU2 API: allowing to clear CPU2(Cortex-M4) low power flags
- LL LPTIM:
  - Update LL_LPTIM_Init function to configure the LPTIM only when it is disabled, return ERROR if not
- LL RCC:
  - Fix RCC registers reset values in LL_RCC_DeInit API
  - Add LL_RCC_GetDSIClockFreq, LL_RCC_SetDSIClockSource and LL_RCC_GetDSIClockSource APIs and LL_RCC_DSI_CLKSOURCE_PHY/LL_RCC_DSI_CLKSOURCE_PLL2Q/LL_RCC_DSI_CLKSOURCE defines for DSI peripheral
  - Update LL_RCC_HSI_GetCalibration, LL_RCC_HSI_SetCalibTrimming and LL_RCC_HSI_GetCalibTrimming to support HSI trimming on STM32H7 Rev.V and STM32H7 Rev.Y
  - Update LL_RCC_CSI_GetCalibration, LL_RCC_CSI_SetCalibTrimming and LL_RCC_CSI_GetCalibTrimming to support CSI trimming and calibration on STM32H7 Rev.V and STM32H7 Rev.Y
  - Update to support DUAL CORE lines:
    - Add WWDG2 APIs: LL_RCC_WWDG2_EnableSystemReset and LL_RCC_WWDG2_IsSystemReset
    - Add LL_RCC_ForceCM4Boot and LL_RCC_IsCM4BootForced APIs: to enable/check Cortex-M4 boot if hold by FLASH option byte BCM4
    - Add LL_RCC_ForceCM7Boot and LL_RCC_IsCM7BootForced APIs: to enable/check Cortex-M7 boot if hold by FLASH option byte BCM7
    - Update implementation of LL_RCC_IsActiveFlag_LPWRRST for DUAL CORE lines
    - Add API LL_RCC_IsActiveFlag_LPWR2RST to check D2 domain low power reset flag
    - Add LL_RCC_IsActiveFlag_WWDG2RST and LL_RCC_IsActiveFlag_IWDG2RST allowing to check WWD2 and IWDG2 reset flag
    - Update LL_RCC_IsActiveFlag_SFTRST implementation for DUAL CORE lines
    - Add LL_RCC_IsActiveFlag_SFT2RST API allowing to check SW reset flag for Cortex-M4
    - Update LL_RCC_IsActiveFlag_CPURST implementation for DUAL CORE lines
    - Add LL_RCC_IsActiveFlag_CPU2RST API allowing to check CPU2(Cortex-M4) reset flag
    - Add LL_C1/2_RCC_IsActiveFlag_LPWRRST and LL_C1/2_RCC_IsActiveFlag_LPWR2RST APIs: allowing to check D1 and D2 domain low power reset respectively for CoretxM7/M4
    - Add LL_C1/2_RCC_IsActiveFlag_WWDG1RST and LL_C1/2_RCC_IsActiveFlag_WWDG2RST APIs: allowing to check WWDG1 and WWDG2 reset flag respectively for CoretxM7/M4
    - Add LL_C1/2_RCC_IsActiveFlag_IWDG1RST and LL_C1/2_RCC_IsActiveFlag_IWDG2RST APIs: allowing to check IWDG1 and IWDG2 reset flag respectively for CoretxM7/M4
    - Add LL_C1/C2_RCC_IsActiveFlag_SFTRST APIs: allowing to check SW reset flag for respectively for Cortex-M7/M4
    - Add LL_C1/C2_RCC_IsActiveFlag_SFT2RST APIs: allowing to check SW reset flag 2 for respectively for Cortex-M7/M4
    - Add LL_C1/C2_RCC_IsActiveFlag_PORRST APIs: allowing to check POR/PDR reset flag for respectively for Cortex-M7/M4
    - Add LL_C1/C2_RCC_IsActiveFlag_PINRST APIs: allowing to check Pin reset flag for respectively for Cortex-M7/M4
    - Add LL_C1/C2_RCC_IsActiveFlag_D1RST APIs: allowing to check D1 domain reset flag for respectively for Cortex-M7/M4
    - Add LL_C1/C2_RCC_IsActiveFlag_D2RST APIs: allowing to check D2 domain reset flag for respectively for Cortex-M7/M4
    - Add LL_C1/C2_RCC_IsActiveFlag_CPURST APIs: allowing to check Cortex-M7 reset
    - Add LL_C1/C2_RCC_IsActiveFlag_CPU2RST APIs: allowing to check Cortex-M4 reset
    - Add LL_C1/C2_RCC_ClearResetFlags APIs: allowing to clear respectively Cortex-M7/M4 reset flags
- LL SDMMC:
  - Update to support DDR mode
- LL SYSTEM:
  - Add new APIs to allow timers break source selection (new feature of STM32H7 devices Rev.V)
  - Update to support DUAL CORE lines:
    - Add LL_SYSCFG_IWDG2_SW_CONTROL_MODE and LL_SYSCFG_IWDG2_HW_CONTROL_MODE definition: for IWDG2 control mode
    - Add LL_SYSCFG_GetIWDG2ControlMode API allowing to select IWDG2 control mode at SYSCFG level
    - Update LL_SYSCFG_SetCM7BootAddress0/1 and LL_SYSCFG_GetCM7BootAddress0/1 APIs implementation for DUAL CORE : register bit naming change
    - Add LL_SYSCFG_SetCM4BootAddress0/1 and LL_SYSCFG_GetCM4BootAddress0/1 APIs for Cortex-M4 SYSCFG boot address setting
    - Add LL_SYSCFG_IsD2StandbyGenerateReset and LL_SYSCFG_IsD2StopGenerateReset APIs: allowing to check D2 domain SYSCFG Stop/Standby reset flag
    - Add LL_DBGMCU_EnableD2DebugInSleepMode and LL_DBGMCU_DisableD2DebugInSleepMode APIs: allowing to enable/disable D2 domain debug in sleep mode
    - Add LL_DBGMCU_EnableD2DebugInStopMode and LL_DBGMCU_DisableD2DebugInStopMode APIs: allowing to enable/disable D2 domain debug in stop mode
    - Add LL_DBGMCU_EnableD2DebugInStandbyMode and LL_DBGMCU_DisableD2DebugInStandbyMode APIs: allowing to enable/disable D2 domain debug in standby mode
- LL USB:
  - Cleanup and fix USB PCD to handle EP0OUT transfers in USB DMA mode
  - Fix and enhancement of BCD (Battery Charging) feature
  - Fix and enhancement to power-up the internal FS transceiver when the BCD discovery is completed
- LL UTILS:
  - Update LL_Init1msTick and LL_SetSystemCoreClock description for DUAL CORE lines

## Known Limitations

- HAL SD:
  - The STM32H7xx devices provide two instances of the SDMMC peripheral, each instance could be configured with or without an external 1.8V/3.3V transceiver:
    - The STM32H7 HAL SD driver doesn’t support Mix configuration: i.e one instance with transceiver and the other one without
- HAL I2S:
  - Full duplex Transmit/receive feature not available

## Backward compatibility

- HAL ADC:
  - Backward compatibility break introduced since v1.4.0 versus v1.3.x versions: In ADC_InitTypeDef structure, filed BoostMode is removed.
- HAL IRDA:
  - Backward compatibility break introduced since v1.4.0 versus v1.3.x versions:
    - Alignment with STM32F7/L4/G0 (for inter STM32 families portability)
    - Add new field “ClockPrescaler” to “IRDA_InitTypeDef” structure"
- HAL SMARTCARD:
  - Backward compatibility break introduced since v1.4.0 versus v1.3.x versions:
    - Alignment with STM32F7/L4/G0 (for inter STM32 families portability)
    - Remove fields “FIFOMode”, “TXFIFOThreshold” and “RXFIFOThreshold” from “SMARTCARD_InitTypeDef” structure
    - Add new field “ClockPrescaler” to “SMARTCARD_InitTypeDef” structure"
    - SMARTCARD RXFIFO and TXFIFO threshold level defines moved to “stm32h7xx_hal_smartcard_ex.h”
- HAL UART:
  - Backward compatibility break introduced since v1.4.0 versus v1.3.x versions:
    - Alignment with STM32F7/L4/G0 (for inter STM32 families portability)
    - Field “Prescaler” of structure “UART_InitTypeDef” renamed to ClockPrescaler
    - remove fields “FIFOMode”, “TXFIFOThreshold” and “RXFIFOThreshold” from “UART_InitTypeDef” structure
    - UART RXFIFO and TXFIFO threshold level defines moved to “stm32h7xx_hal_uart_ex.h”
- HAL USART:
  - Backward compatibility break introduced since v1.4.0 versus v1.3.x versions:
    - Alignment with STM32F7/L4/G0 (for inter STM32 families portability)
    - Introduce “stm32h7xx_hal_usart_ex.c” file with new Tx/Rx FIFO management APIs
    - Field “Prescaler” of structure “USART_InitTypeDef” renamed to ClockPrescaler
    - remove fields “NSS”, “SlaveMode”, “FIFOMode”, “TXFIFOThreshold” and “RXFIFOThreshold” from “USART_InitTypeDef” structure
    - USART RXFIFO and TXFIFO threshold level defines moved to “stm32h7xx_hal_usart_ex.h”
    - USART Salve Mode defines moved to “stm32h7xx_hal_usart_ex.h”

V1.4.0 / 30-November-2018

## Main Changes

- General updates to fix known defects and implementation enhancements
- Add LL drivers : LL_ADC, LL_BDMA, LL_BUS, LL_COMP, LL_CORTEX, LL_CRC, LL_DAC, LL_DMA, LL_DMA2D, LL_DMAMUX, LL_EXTI, LL_GPIO, LL_HRTIM, LL_HSEM, LL_I2C, LL_IWDG, LL_LPTIM, LL_LPUART, LL_MDMA, LL_OPAMP,LL_PWR, LL_RCC, LL_RNG, LL_RTC, LL_SPI, LL_SWPMI, LL_SYSTEM, LL_TIM, LL_USART, LL_UTILS, LL_WWDG
- Introduce the register callback mechanism. It permits the user to configure dynamically the interrupt callbacks:
  - hal_conf_template.h is updated to embed the required new define to activate the feature : one define per HAL driver, example: USE_HAL_I2C_REGISTER_CALLBACKS
- Add HAL EXTI driver
- Add HAL RAMECC driver
- HAL : stm32h7xx_hal.c and stm32h7xx_hal.h and stm32h7xx_hal_conf_template.h files
  - Fix register bit field “SYSCFG_PMCR_EPIS_SEL” naming in function “HAL_SYSCFG_ETHInterfaceSelect” in stm32h7xx_hal.c:
    - Alignment with the cmsis device include files
  - Rename internal private macro “IS_EXTI_CONFIG_LINE” to IS_HAL_EXTI_CONFIG_LINE in stm32h7xx_hal.h: to avoid conflict with HAL EXTI driver
  - Update stm32h7xx_hal_conf_template.h to add HAL EXTI and HAL RAMECC
  - Update stm32h7xx_hal_conf_template.h to to put the include of the MDMA HAL header file before the include of the JPEG and QSPI HAL header files (as JPEG and QSPI HAL drivers are using the MDMA)
  - File stm32h7xx_hal.c, update HAL_SetFMCMemorySwappingConfig and HAL_GetFMCMemorySwappingConfig to align with Reference Manual regarding registers and bit definition naming
  - Update stm32h7xx_hal.c with Driver version number set to V1.4.0
- HAL ADC:
  - Remove BoostMode from Init structure, this settings is automatically handled by HAL_ADC_Init() function depending of the ADC Clock value
    - Caution : compatibility break with previous version regarding ADC init parameters (ADC_InitTypeDef structure)
- HAL_CRYP:
  - Improve error detection in function “CRYP_GCMCCM_SetPayloadPhase_IT”
  - Improve padding management in function “CRYP_GCMCCM_SetPayloadPhase_IT”
  - Fix data counter issue in function “CRYP_AESCCM_Process”
- HAL DFSDM:
  - Rename DFSDM_FILTER_EXT_TRIG_LPTIMx with DFSDM_FILTER_EXT_TRIG_LPTIMx_OUT
- HAL DMA:
  - Add double buffering feature support for BDMA
  - Fix DMA_FLAG_FEIF0_4 and DMA_FLAG_DMEIF0_4 numerical values (no impact on the functional behavior)
  - Add a Clean/Reset of callbacks in HAL_DMA_DeInit()
  - Remove FIFO error enabling in “HAL_DMA_Start_IT”. when FIFO error monitoring is requested in IT model, the macro __HAL_DMA_ENABLE_IT can be used to enable the FIFO error IT at the user Msp function
  - Remove check on busy state within “HAL_DMA_DeInit” function : to allow forcing a de-initialization even in busy state
- HAL ETH:
  - Add check for input buffer against NULL in function HAL_ETH_GetRxDataBuffer
- HAL FDCAN:
  - Fix counter increment in API HAL_FDCAN_ConfigFilter
  - Fix comment description of parameter “RxFDFflag” in “FDCAN_ProtocolStatusTypeDef” structure
  - Fix comment description of defines FDCAN_FRAME_FD_NO_BRS and FDCAN_FRAME_FD_BRS
  - Add a reset of FDCAN operation mode in the “HAL_FDCAN_Init” function
  - Add Error Status callback support:
    - Add parameter “ErrorStatusCallback” in FDCAN_HandleTypeDef structure in stm32h7xx_hal_fdcan.h
    - Add typedef “pFDCAN_ErrorStatusCallbackTypeDef” in stm32h7xx_hal_fdcan.h
    - Add APIs “HAL_FDCAN_RegisterErrorStatusCallback” and “HAL_FDCAN_UnRegisterErrorStatusCallback”
    - Add weak callback “HAL_FDCAN_ErrorStatusCallback”
    - Update “HAL_FDCAN_IRQHandler” function to call the ErrorStatusCallback in case of an error status interrupt
  - Improve error management by adding error codes “HAL_FDCAN_ERROR_FIFO_EMPTY” and “HAL_FDCAN_ERROR_FIFO_FULL” used in case of FIFO full in “HAL_FDCAN_AddMessageToTxFifoQ” and FIFO empty in “HAL_FDCAN_GetRxMessage” functions
  - Fix implementation issue in “HAL_FDCAN_ResetTimeoutCounter” function
  - Improve behavior of “HAL_FDCAN_GetRxMessage” and “HAL_FDCAN_GetTxEvent” functions : operation not allowed in HAL_FDCAN_STATE_READY state
- HAL FLASH:
  - Align driver with the Reference Manual regarding registers and bit definition naming
- HAL GPIO:
  - Add assert check of parameter GPIO_Pin in function “HAL_GPIO_DeInit”
  - Add assert check against alternate function availability for parameter “GPIOx” in function “HAL_GPIO_Init”
  - Improve “HAL_GPIO_TogglePin” function against reentrancy
  - Move GPIO clearing to default values in “HAL_GPIO_DeInit” function after EXTI clearing to avoid unexpected pending interrupts issues
- HAL HRTIM:
  - Fix “HAL_HRTIM_FaultConfig” function regarding FLTINR1 and FLTINR2 registers settings
  - Update “HAL_HRTIM_SimpleBaseStop_DMA”, “HAL_HRTIM_SimpleOCStop_DMA” and “HAL_HRTIM_SimplePWMStop_DMA” functions to add a check for the DMA handle against NULL pointer
  - Fix HAL_HRTIM_SimpleOCChannelConfig,, “HAL_HRTIM_SimpleCaptureChannelConfig”, HAL_HRTIM_SimplePWMChannelConfig and “HAL_HRTIM_SimpleOnePulseChannelConfig” functions : considering parameters “pSimpleOCChannelCfg->Polarity” , “pSimpleOCChannelCfg->IdleLevel” and “pSimpleCaptureChannelCfg->EventSensitivity”
- HAL IRDA (compatibility break): alignment with STM32L4 (for inter STM32 families portability)
  - Add new field “ClockPrescaler” to “IRDA_InitTypeDef” structure"
- HAL I2C:
  - ErrorCode is set to HAL_I2C_ERROR_INVALID_PARAM in all APIs when I2C handle is NULL
  - Add and I2C restart condition for each call of HAL_I2C_Master_Sequential_xxxx_IT
  - Rename APIs “HAL_I2C_Master_Sequential_Transmit_IT” and “HAL_I2C_Master_Seq_Receive_IT” respectively to “HAL_I2C_Master_Seq_Transmit_IT” and “HAL_I2C_Master_Seq_Receive_IT” for MISRA-C 2012 compliance
  - Rename APIs “HAL_I2C_Slave_Sequential_Transmit_IT” and “HAL_I2C_Slave_Sequential_Receive_IT” respectively to “HAL_I2C_Slave_Seq_Transmit_IT” and “HAL_I2C_Slave_Seq_Receive_IT” for MISRA-C 2012 compliance
  - Rename APIs “HAL_I2C_Master_Sequential_Transmit_DMA” and “HAL_I2C_Master_Seq_Receive_DMA” respectively to “HAL_I2C_Master_Seq_Transmit_DMA” and “HAL_I2C_Master_Seq_Receive_DMA” for MISRA-C 2012 compliance
  - Rename APIs “HAL_I2C_Slave_Sequential_Transmit_DMA” and “HAL_I2C_Slave_Sequential_Receive_DMA” respectively to “HAL_I2C_Slave_Seq_Transmit_DMA” and “HAL_I2C_Slave_Seq_Receive_DMA” for MISRA-C 2012 compliance
- HAL I2S:
  - Align driver with the Reference Manual regarding registers and bit definition naming
  - Fix HAL_I2S_DMAPause and HAL_I2S_DMAResume management
  - HAL_I2S_DMAStop is no more supported (return HAL_I2S_ERROR_NOT_SUPPORTED when called)
  - Fix FifoThreshold affectation into HAL_I2S_Init
  - Update several defines into stm32h7xx_hal_i2s.h
  - Add macro __HAL_I2S_CLEAR_SUSPFLAG
  - Fix compilation issue when SPI driver is not included in the project (Due to the use of some HAL SPI define, use appropriate I2S defines instead)
  - Fix Tx and RX buffers increment to avoid memory overflow (functions HAL_I2S_Transmit, HAL_I2S_Receive, I2S_RxISR_16BIT, I2S_RxISR_32BIT, I2S_TxISR_16BIT and I2S_TxISR_32BIT)
  - Known limitations:
    - Driver not fully tested, some features may not be working as expected
    - A new version of this driver will be available in next release with full features tested
- HAL JPEG:
  - Remove include of MDMA HAL driver as it is already done through the stm32h7xx_hal_conf.h header file
    - Note : in the stm32h7xx_hal_conf.h the include of the MDMA HAL header file must be done before the include of the JPEG HAL header file (stm32h7xx_hal_conf_template.h updated accordingly)
- HAL LPTIM:
  - Update “HAL_LPTIM_Init” function to add a clock polarity reset
  - Update "__HAL_LPTIM_DISABLE" macro implementation
  - Replace usage of global variables “tmpclksource”, “tmpIER”, “tmpCFGR”, “tmpCMP”, “tmpARR” and “tmpCFGR2” by local ones
- HAL MDMA:
  - Remove check on busy state within “HAL_MDMA_DeInit” function : to allow forcing a de-initialization even in busy state
- HAL MMC:
  - Rename “BLOCKSIZE” define to “MMC_BLOCKSIZE” to avoid conflict with HAL SD definition
- HAL PWR:
  - Update “HAL_PWR_DisableWakeUpPin” function to disable the Wakeup for the given wakeup pin only
  - Fix “HAL_PWR_EnterSLEEPMode” and “HAL_PWR_EnterSTOPMode” using one single __WFE instruction in case low power mode with wait for event
  - Fix “HAL_PWREx_EnterSTOPMode” using one single using one single __WFE instruction in case low power mode with wait for event
  - Add API “HAL_PWREx_ClearPendingEvent” to clear pending events if any
- HAL QSPI:
  - Remove include of MDMA HAL driver as it is already done through the stm32h7xx_hal_conf.h header file
    - Note : in the stm32h7xx_hal_conf.h the include of the MDMA HAL header file must be done before the include of the QSPI HAL header file (stm32h7xx_hal_conf_template.h updated accordingly)
  - Add description of MDMA required settings in the “How to use this driver” section
  - Fix the “HAL_QSPI_Transmit_DMA” function:
    - Add check for MDMA settings : Data size and increment mode
      - Support of BYTE, HALF WORD and WORD modes
    - Enable the QSPI Transfer complete and errors interrupt before starting the MDMA transfer to avoid race condition
  - Fix the “HAL_QSPI_Receive_DMA” function :
    - Add check for MDMA settings : Data size and increment mode
      - Support of BYTE, HALF WORD and WORD modes
- HAL RCC:
  - Add management for “Frac” parameter in PLL2 and PLL3
  - Add macros __HAL_RCC_MCO1_CONFIG and __HAL_RCC_MCO2_CONFIG
  - Rework HAL_RCC_DeInit function to reset RCC registers
  - Rework HAL_RCC_ClockConfig function to use the correct divider settings order according to the Reference Manual
  - Fix PCLK1 Configuration in HAL_RCC_ClockConfig function : use correct register RCC->D2CFGR instead of RCC->D1CFGR.
  - Add definitions of “RCC_SYSCLKSOURCE_STATUS_CSI”, “RCC_SYSCLKSOURCE_STATUS_HSI”, “RCC_SYSCLKSOURCE_STATUS_HSE” and “RCC_SYSCLKSOURCE_STATUS_PLLCLK”
  - Fix “HAL_RCC_ClockConfig” implementation:
    - Null pointer check
    - use "__HAL_FLASH_GET_LATENCY" macro instead of direct register access
    - Optimize the wait for clock source switching
- HAL RTC:
  - Add new macro IS_RTC_TAMPER_FILTER_CONFIG_CORRECT() to check filter is enabled only in case of high or low level
  - Align driver with the Reference Manual regarding registers and bit definition naming
- HAL SAI:
  - PDM feature is available on SAI1 and SAI4 only
  - Improve and fix HAL_SAI_DMAStop and HAL_SAI_Abort APIs
  - Expend external synchronization feature to SAI3 and SAI4
- HAL SD:
  - Fix and improve High speed and ultra-high speed behavior
  - Add APIs “HAL_SD_ConfigSpeedBusOperation” to configure the SD card speed bus mode:
    - SDMMC_SPEED_MODE_AUTO: Max speed mode supported by the card
    - SDMMC_SPEED_MODE_DEFAULT: Default Speed/SDR12 mode
    - SDMMC_SPEED_MODE_HIGH: High Speed/SDR25 mode
    - SDMMC_SPEED_MODE_ULTRA: Ultra high speed mode
  - Remove extra function prototype “HAL_SD_SendSDStatus” from stm32h7xx_hal_sd.h
  - Fix multi-buffering feature implementation
- HAL SPI:
  - Update HAL_SPI_Transmit_DMA : checking hmdtx instead of hdmrx.
  - Update to add Reload Feature and Duplex Packet DXP
    - Add APIs : “HAL_SPI_Reload_Transmit_IT”, “HAL_SPI_Reload_Receive_IT” and “HAL_SPI_Reload_TransmitReceive_IT”
  - Align driver with the Reference Manual regarding registers and bit definition naming
- HAL SMARTCARD(compatibility break): Alignment with STM32L4 (for inter STM32 families portability)
  - Remove fields “FIFOMode”, “TXFIFOThreshold” and “RXFIFOThreshold” from “SMARTCARD_InitTypeDef” structure
  - Add new field “ClockPrescaler” to “SMARTCARD_InitTypeDef” structure"
  - SMARTCARD RXFIFO and TXFIFO threshold level defines moved to “stm32h7xx_hal_smartcard_ex.h”
  - Introduce new APIs to manage the Tx and Rx FIFO:
    - HAL_SMARTCARDEx_EnableFifoMode, HAL_SMARTCARDEx_DisableFifoMode, HAL_SMARTCARDEx_SetTxFifoThreshold and HAL_SMARTCARDEx_SetRxFifoThreshold
    - Introduce “HAL_SMARTCARDEx_RxFifoFullCallback” and “HAL_SMARTCARDEx_TxFifoEmptyCallback”
    - Fix Linux compilation warning in function “HAL_SMARTCARD_Receive”
- HAL SRAM, HAL SDRAM , HAL NOR and HAL NAND:
  - Align driver with the Reference Manual regarding registers and bit definition naming
  - Fix and improve state and error management
- HAL TIM:
  - Add a call to HAL_DMA_Abort_IT from HAL_TIM_XXX_Stop_DMA
  - Add APIs “HAL_TIM_DMABurst_MultiWriteStart” and “HAL_TIM_DMABurst_MultiReadStart”
- HAL UART(compatibility break): Alignment with STM32L4 (for inter STM32 families portability)
  - Field “Prescaler” of structure “UART_InitTypeDef” renamed to ClockPrescaler
  - remove fields “FIFOMode”, “TXFIFOThreshold” and “RXFIFOThreshold” from “UART_InitTypeDef” structure
  - UART RXFIFO and TXFIFO threshold level defines moved to “stm32h7xx_hal_uart_ex.h”
  - Introduce new APIs to manage the Tx and Rx FIFO:
    - HAL_UARTEx_EnableFifoMode, HAL_UARTEx_DisableFifoMode, HAL_UARTEx_SetTxFifoThreshold and HAL_UARTEx_SetRxFifoThreshold
  - Introduce “HAL_UARTEx_RxFifoFullCallback” and “HAL_UARTEx_TxFifoEmptyCallback”
- HAL USART(compatibility break): Alignment with STM32L4 (for inter STM32 families portability)
  - Introduce “stm32h7xx_hal_usart_ex.c” file with new Tx/Rx FIFO management APIs
  - Field “Prescaler” of structure “USART_InitTypeDef” renamed to ClockPrescaler
  - remove fields “NSS”, “SlaveMode”, “FIFOMode”, “TXFIFOThreshold” and “RXFIFOThreshold” from “USART_InitTypeDef” structure
  - USART RXFIFO and TXFIFO threshold level defines moved to “stm32h7xx_hal_usart_ex.h”
  - USART Salve Mode defines moved to “stm32h7xx_hal_usart_ex.h”
  - Introduce new APIs to manage the Tx and Rx FIFO:
    - HAL_USARTEx_EnableFifoMode, HAL_USARTEx_DisableFifoMode, HAL_USARTEx_SetTxFifoThreshold and HAL_USARTEx_SetRxFifoThreshold
  - Introduce new APIs to manage SPI slave mode:
    - HAL_USARTEx_EnableSlaveMode, HAL_USARTEx_DisableSlaveMode and HAL_USARTEx_ConfigNSS
- HAL USB:
  - Fix condition check for EmptyTX FIFO
  - Protect the hcd driver to be used only if the USB_OTG_FS, USB_OTG_HS are enabled

## Known Limitations

- HAL I2S:
  - Driver not fully tested, some features may not be working as expected
  - A new version of this driver will be available in next release with full features tested

## Backward compatibility

- HAL ADC:
  - ADC_InitTypeDef structure: remove filed BoostMode.
- HAL IRDA:
  - Alignment with STM32F7/L4/G0 (for inter STM32 families portability)
  - Add new field “ClockPrescaler” to “IRDA_InitTypeDef” structure"
- HAL SMARTCARD:
  - Alignment with STM32F7/L4/G0 (for inter STM32 families portability)
  - Remove fields “FIFOMode”, “TXFIFOThreshold” and “RXFIFOThreshold” from “SMARTCARD_InitTypeDef” structure
  - Add new field “ClockPrescaler” to “SMARTCARD_InitTypeDef” structure"
  - SMARTCARD RXFIFO and TXFIFO threshold level defines moved to “stm32h7xx_hal_smartcard_ex.h”
- HAL UART:
  - Alignment with STM32F7/L4/G0 (for inter STM32 families portability)
  - Field “Prescaler” of structure “UART_InitTypeDef” renamed to ClockPrescaler
  - remove fields “FIFOMode”, “TXFIFOThreshold” and “RXFIFOThreshold” from “UART_InitTypeDef” structure
  - UART RXFIFO and TXFIFO threshold level defines moved to “stm32h7xx_hal_uart_ex.h”
- HAL USART:
  - Alignment with STM32F7/L4/G0 (for inter STM32 families portability)
  - Introduce “stm32h7xx_hal_usart_ex.c” file with new Tx/Rx FIFO management APIs
  - Field “Prescaler” of structure “USART_InitTypeDef” renamed to ClockPrescaler
  - remove fields “NSS”, “SlaveMode”, “FIFOMode”, “TXFIFOThreshold” and “RXFIFOThreshold” from “USART_InitTypeDef” structure
  - USART RXFIFO and TXFIFO threshold level defines moved to “stm32h7xx_hal_usart_ex.h”
  - USART Salve Mode defines moved to “stm32h7xx_hal_usart_ex.h”

V1.3.0 / 29-June-2018

## Main Changes

- Updates to fix known defects on HAL Cortex, HAL RCC and HAL SDMMC drivers
- HAL Cortex: Driver update to support 16 MPU regions instead of 8. User can now select an MPU regions from MPU_REGION_NUMBER0 to MPU_REGION_NUMBER15
- HAL RCC : Update and rework HAL_RCC_PeriphCLKConfig function in order to support consecutive configurations for several peripherals using PLL2 and PLL3. To do so first the given PLL is stopped, then the given divider is updated, the given PLL clock output divider is enabled and finally the given PLL is enabled
- HAL SDMMC: Fix and enhancements to support high speed mode

V1.2.0 / 29-December-2017

## Main Changes

- General updates to fix known defects and enhancements implementation
- HAL SPI: Driver reworked to fix critical issues
- HAL: Update HAL Tick implementation

V1.1.0 / 31-August-2017

## Main Changes

- General updates to fix known defects and enhancements implementation
- HAL FLASH: Add Mass Erase for both banks
- HAL RCC:
  - Update RCC_PeriphCLKInitTypeDef structure for more IP clock selection flexibility
- HAL SPDIFRX: Add symbol clock generation

V1.0.0 / 21-April-2017

## Main Changes

- First official release for STM32H743xx/753xx devices