|
|
@@ -84,7 +84,7 @@ bool tusb_hal_init(void)
|
|
|
LPC_CREG->CREG0 &= ~(1<<5); /* Turn on the phy */
|
|
|
|
|
|
//------------- USB0 -------------//
|
|
|
-#if CFG_TUSB_CONTROLLER_0_MODE
|
|
|
+#if CFG_TUSB_RHPORT0_MODE
|
|
|
CGU_EnableEntity(CGU_CLKSRC_PLL0, DISABLE); /* Disable PLL first */
|
|
|
VERIFY( CGU_ERROR_SUCCESS == CGU_SetPLL0()); /* the usb core require output clock = 480MHz */
|
|
|
CGU_EntityConnect(CGU_CLKSRC_XTAL_OSC, CGU_CLKSRC_PLL0);
|
|
|
@@ -93,7 +93,7 @@ bool tusb_hal_init(void)
|
|
|
// reset controller & set role
|
|
|
hal_controller_reset(0);
|
|
|
|
|
|
- #if CFG_TUSB_CONTROLLER_0_MODE & OPT_MODE_HOST
|
|
|
+ #if CFG_TUSB_RHPORT0_MODE & OPT_MODE_HOST
|
|
|
LPC_USB0->USBMODE_H = LPC43XX_USBMODE_HOST | (LPC43XX_USBMODE_VBUS_HIGH << 5);
|
|
|
#else // TODO OTG
|
|
|
LPC_USB0->USBMODE_D = LPC43XX_USBMODE_DEVICE;
|
|
|
@@ -105,17 +105,17 @@ bool tusb_hal_init(void)
|
|
|
#endif
|
|
|
|
|
|
//------------- USB1 -------------//
|
|
|
-#if CFG_TUSB_CONTROLLER_1_MODE
|
|
|
+#if CFG_TUSB_RHPORT1_MODE
|
|
|
// Host require to config P2_5, TODO confirm whether device mode require P2_5 or not
|
|
|
scu_pinmux(0x2, 5, MD_PLN | MD_EZI | MD_ZI, FUNC2); // USB1_VBUS monitor presence, must be high for bus reset occur
|
|
|
|
|
|
/* connect CLK_USB1 to 60 MHz clock */
|
|
|
CGU_EntityConnect(CGU_CLKSRC_PLL1, CGU_BASE_USB1); /* FIXME Run base BASE_USB1_CLK clock from PLL1 (assume PLL1 is 60 MHz, no division required) */
|
|
|
- LPC_SCU->SFSUSB = (CFG_TUSB_CONTROLLER_1_MODE & OPT_MODE_HOST) ? 0x16 : 0x12; // enable USB1 with on-chip FS PHY
|
|
|
+ LPC_SCU->SFSUSB = (CFG_TUSB_RHPORT1_MODE & OPT_MODE_HOST) ? 0x16 : 0x12; // enable USB1 with on-chip FS PHY
|
|
|
|
|
|
hal_controller_reset(1);
|
|
|
|
|
|
- #if CFG_TUSB_CONTROLLER_1_MODE & OPT_MODE_HOST
|
|
|
+ #if CFG_TUSB_RHPORT1_MODE & OPT_MODE_HOST
|
|
|
LPC_USB1->USBMODE_H = LPC43XX_USBMODE_HOST | (LPC43XX_USBMODE_VBUS_HIGH << 5);
|
|
|
#else // TODO OTG
|
|
|
LPC_USB1->USBMODE_D = LPC43XX_USBMODE_DEVICE;
|
|
|
@@ -129,7 +129,7 @@ bool tusb_hal_init(void)
|
|
|
|
|
|
void hal_dcd_isr(uint8_t rhport);
|
|
|
|
|
|
-#if CFG_TUSB_CONTROLLER_0_MODE
|
|
|
+#if CFG_TUSB_RHPORT0_MODE
|
|
|
void USB0_IRQHandler(void)
|
|
|
{
|
|
|
#if MODE_HOST_SUPPORTED
|
|
|
@@ -142,7 +142,7 @@ void USB0_IRQHandler(void)
|
|
|
}
|
|
|
#endif
|
|
|
|
|
|
-#if CFG_TUSB_CONTROLLER_1_MODE
|
|
|
+#if CFG_TUSB_RHPORT1_MODE
|
|
|
void USB1_IRQHandler(void)
|
|
|
{
|
|
|
#if MODE_HOST_SUPPORTED
|