|
|
@@ -26,7 +26,7 @@
|
|
|
|
|
|
#include "tusb_option.h"
|
|
|
|
|
|
-#if TUSB_OPT_DEVICE_ENABLED && CFG_TUSB_MCU == OPT_MCU_SAMD51
|
|
|
+#if TUSB_OPT_DEVICE_ENABLED && (CFG_TUSB_MCU == OPT_MCU_SAMD51 || CFG_TUSB_MCU == OPT_MCU_SAMD21)
|
|
|
|
|
|
#include "sam.h"
|
|
|
#include "device/dcd.h"
|
|
|
@@ -37,6 +37,15 @@
|
|
|
static TU_ATTR_ALIGNED(4) UsbDeviceDescBank sram_registers[8][2];
|
|
|
static TU_ATTR_ALIGNED(4) uint8_t _setup_packet[8];
|
|
|
|
|
|
+
|
|
|
+// ready for receiving SETUP packet
|
|
|
+static inline void prepare_setup(void)
|
|
|
+{
|
|
|
+ // Only make sure the EP0 OUT buffer is ready
|
|
|
+ // SETUP token doesn't check any other parameters
|
|
|
+ sram_registers[0][0].ADDR.reg = (uint32_t) _setup_packet;
|
|
|
+}
|
|
|
+
|
|
|
// Setup the control endpoint 0.
|
|
|
static void bus_reset(void)
|
|
|
{
|
|
|
@@ -51,7 +60,7 @@ static void bus_reset(void)
|
|
|
ep->EPINTENSET.reg = USB_DEVICE_EPINTENSET_TRCPT0 | USB_DEVICE_EPINTENSET_TRCPT1 | USB_DEVICE_EPINTENSET_RXSTP;
|
|
|
|
|
|
// Prepare for setup packet
|
|
|
- dcd_edpt_xfer(0, 0, _setup_packet, sizeof(_setup_packet));
|
|
|
+ prepare_setup();
|
|
|
}
|
|
|
|
|
|
|
|
|
@@ -71,8 +80,8 @@ void dcd_init (uint8_t rhport)
|
|
|
USB->DEVICE.PADCAL.bit.TRANSN = (*((uint32_t*) USB_FUSES_TRANSN_ADDR) & USB_FUSES_TRANSN_Msk) >> USB_FUSES_TRANSN_Pos;
|
|
|
USB->DEVICE.PADCAL.bit.TRIM = (*((uint32_t*) USB_FUSES_TRIM_ADDR) & USB_FUSES_TRIM_Msk) >> USB_FUSES_TRIM_Pos;
|
|
|
|
|
|
- USB->DEVICE.QOSCTRL.bit.CQOS = 3;
|
|
|
- USB->DEVICE.QOSCTRL.bit.DQOS = 3;
|
|
|
+ USB->DEVICE.QOSCTRL.bit.CQOS = 3; // High Quality
|
|
|
+ USB->DEVICE.QOSCTRL.bit.DQOS = 3; // High Quality
|
|
|
|
|
|
// Configure registers
|
|
|
USB->DEVICE.DESCADD.reg = (uint32_t) &sram_registers;
|
|
|
@@ -84,6 +93,8 @@ void dcd_init (uint8_t rhport)
|
|
|
USB->DEVICE.INTENSET.reg = /* USB_DEVICE_INTENSET_SOF | */ USB_DEVICE_INTENSET_EORST;
|
|
|
}
|
|
|
|
|
|
+#if CFG_TUSB_MCU == OPT_MCU_SAMD51
|
|
|
+
|
|
|
void dcd_int_enable(uint8_t rhport)
|
|
|
{
|
|
|
(void) rhport;
|
|
|
@@ -102,6 +113,21 @@ void dcd_int_disable(uint8_t rhport)
|
|
|
NVIC_DisableIRQ(USB_0_IRQn);
|
|
|
}
|
|
|
|
|
|
+#elif CFG_TUSB_MCU == OPT_MCU_SAMD21
|
|
|
+
|
|
|
+void dcd_int_enable(uint8_t rhport)
|
|
|
+{
|
|
|
+ (void) rhport;
|
|
|
+ NVIC_EnableIRQ(USB_IRQn);
|
|
|
+}
|
|
|
+
|
|
|
+void dcd_int_disable(uint8_t rhport)
|
|
|
+{
|
|
|
+ (void) rhport;
|
|
|
+ NVIC_DisableIRQ(USB_IRQn);
|
|
|
+}
|
|
|
+#endif
|
|
|
+
|
|
|
void dcd_set_address (uint8_t rhport, uint8_t dev_addr)
|
|
|
{
|
|
|
(void) dev_addr;
|
|
|
@@ -139,6 +165,8 @@ void dcd_remote_wakeup(uint8_t rhport)
|
|
|
// May help DCD to prepare for next control transfer, this API is optional.
|
|
|
void dcd_edpt0_status_complete(uint8_t rhport, tusb_control_request_t const * request)
|
|
|
{
|
|
|
+ (void) rhport;
|
|
|
+
|
|
|
if (request->bmRequestType_bit.recipient == TUSB_REQ_RCPT_DEVICE &&
|
|
|
request->bmRequestType_bit.type == TUSB_REQ_TYPE_STANDARD &&
|
|
|
request->bRequest == TUSB_REQ_SET_ADDRESS )
|
|
|
@@ -148,7 +176,9 @@ void dcd_edpt0_status_complete(uint8_t rhport, tusb_control_request_t const * re
|
|
|
}
|
|
|
|
|
|
// Just finished status stage, prepare for next setup packet
|
|
|
- dcd_edpt_xfer(rhport, 0x00, _setup_packet, sizeof(_setup_packet));
|
|
|
+ // Note: we may already prepare setup when the last EP0 OUT complete.
|
|
|
+ // but it has no harm to do it again here
|
|
|
+ prepare_setup();
|
|
|
}
|
|
|
|
|
|
bool dcd_edpt_open (uint8_t rhport, tusb_desc_endpoint_t const * desc_edpt)
|
|
|
@@ -197,12 +227,6 @@ bool dcd_edpt_xfer (uint8_t rhport, uint8_t ep_addr, uint8_t * buffer, uint16_t
|
|
|
UsbDeviceDescBank* bank = &sram_registers[epnum][dir];
|
|
|
UsbDeviceEndpoint* ep = &USB->DEVICE.DeviceEndpoint[epnum];
|
|
|
|
|
|
- // A setup token can occur immediately after an OUT STATUS packet so make sure we have a valid
|
|
|
- // buffer for the control endpoint.
|
|
|
- if (epnum == 0 && dir == 0 && buffer == NULL) {
|
|
|
- buffer = _setup_packet;
|
|
|
- }
|
|
|
-
|
|
|
bank->ADDR.reg = (uint32_t) buffer;
|
|
|
if ( dir == TUSB_DIR_OUT )
|
|
|
{
|
|
|
@@ -249,40 +273,65 @@ void dcd_edpt_clear_stall (uint8_t rhport, uint8_t ep_addr)
|
|
|
}
|
|
|
}
|
|
|
|
|
|
-/*------------------------------------------------------------------*/
|
|
|
+//--------------------------------------------------------------------+
|
|
|
+// Interrupt Handler
|
|
|
+//--------------------------------------------------------------------+
|
|
|
+void maybe_transfer_complete(void) {
|
|
|
+ uint32_t epints = USB->DEVICE.EPINTSMRY.reg;
|
|
|
|
|
|
-static bool maybe_handle_setup_packet(void) {
|
|
|
- if (USB->DEVICE.DeviceEndpoint[0].EPINTFLAG.bit.RXSTP)
|
|
|
- {
|
|
|
- USB->DEVICE.DeviceEndpoint[0].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_RXSTP;
|
|
|
+ for (uint8_t epnum = 0; epnum < USB_EPT_NUM; epnum++) {
|
|
|
+ if ((epints & (1 << epnum)) == 0) {
|
|
|
+ continue;
|
|
|
+ }
|
|
|
|
|
|
- // This copies the data elsewhere so we can reuse the buffer.
|
|
|
- dcd_event_setup_received(0, _setup_packet, true);
|
|
|
+ UsbDeviceEndpoint* ep = &USB->DEVICE.DeviceEndpoint[epnum];
|
|
|
+ uint32_t epintflag = ep->EPINTFLAG.reg;
|
|
|
|
|
|
- return true;
|
|
|
+ // Handle IN completions
|
|
|
+ if ((epintflag & USB_DEVICE_EPINTFLAG_TRCPT1) != 0) {
|
|
|
+ UsbDeviceDescBank* bank = &sram_registers[epnum][TUSB_DIR_IN];
|
|
|
+ uint16_t total_transfer_size = bank->PCKSIZE.bit.BYTE_COUNT;
|
|
|
+
|
|
|
+ uint8_t ep_addr = epnum | TUSB_DIR_IN_MASK;
|
|
|
+ dcd_event_xfer_complete(0, ep_addr, total_transfer_size, XFER_RESULT_SUCCESS, true);
|
|
|
+
|
|
|
+ ep->EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRCPT1;
|
|
|
+ }
|
|
|
+
|
|
|
+ // Handle OUT completions
|
|
|
+ if ((epintflag & USB_DEVICE_EPINTFLAG_TRCPT0) != 0) {
|
|
|
+
|
|
|
+ // A SETUP token can occur immediately after an OUT packet
|
|
|
+ // so make sure we have a valid buffer for the control endpoint.
|
|
|
+ if (epnum == 0) {
|
|
|
+ prepare_setup();
|
|
|
+ }
|
|
|
+
|
|
|
+ UsbDeviceDescBank* bank = &sram_registers[epnum][TUSB_DIR_OUT];
|
|
|
+ uint16_t total_transfer_size = bank->PCKSIZE.bit.BYTE_COUNT;
|
|
|
+
|
|
|
+ uint8_t ep_addr = epnum;
|
|
|
+ dcd_event_xfer_complete(0, ep_addr, total_transfer_size, XFER_RESULT_SUCCESS, true);
|
|
|
+
|
|
|
+ ep->EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRCPT0;
|
|
|
+ }
|
|
|
}
|
|
|
- return false;
|
|
|
}
|
|
|
-/*
|
|
|
- *------------------------------------------------------------------*/
|
|
|
-/* USB_EORSM_DNRSM, USB_EORST_RST, USB_LPMSUSP_DDISC, USB_LPM_DCONN,
|
|
|
-USB_MSOF, USB_RAMACER, USB_RXSTP_TXSTP_0, USB_RXSTP_TXSTP_1,
|
|
|
-USB_RXSTP_TXSTP_2, USB_RXSTP_TXSTP_3, USB_RXSTP_TXSTP_4,
|
|
|
-USB_RXSTP_TXSTP_5, USB_RXSTP_TXSTP_6, USB_RXSTP_TXSTP_7,
|
|
|
-USB_STALL0_STALL_0, USB_STALL0_STALL_1, USB_STALL0_STALL_2,
|
|
|
-USB_STALL0_STALL_3, USB_STALL0_STALL_4, USB_STALL0_STALL_5,
|
|
|
-USB_STALL0_STALL_6, USB_STALL0_STALL_7, USB_STALL1_0, USB_STALL1_1,
|
|
|
-USB_STALL1_2, USB_STALL1_3, USB_STALL1_4, USB_STALL1_5, USB_STALL1_6,
|
|
|
-USB_STALL1_7, USB_SUSPEND, USB_TRFAIL0_TRFAIL_0, USB_TRFAIL0_TRFAIL_1,
|
|
|
-USB_TRFAIL0_TRFAIL_2, USB_TRFAIL0_TRFAIL_3, USB_TRFAIL0_TRFAIL_4,
|
|
|
-USB_TRFAIL0_TRFAIL_5, USB_TRFAIL0_TRFAIL_6, USB_TRFAIL0_TRFAIL_7,
|
|
|
-USB_TRFAIL1_PERR_0, USB_TRFAIL1_PERR_1, USB_TRFAIL1_PERR_2,
|
|
|
-USB_TRFAIL1_PERR_3, USB_TRFAIL1_PERR_4, USB_TRFAIL1_PERR_5,
|
|
|
-USB_TRFAIL1_PERR_6, USB_TRFAIL1_PERR_7, USB_UPRSM, USB_WAKEUP */
|
|
|
-void USB_0_Handler(void) {
|
|
|
+
|
|
|
+
|
|
|
+void dcd_isr (uint8_t rhport)
|
|
|
+{
|
|
|
+ (void) rhport;
|
|
|
+
|
|
|
uint32_t int_status = USB->DEVICE.INTFLAG.reg & USB->DEVICE.INTENSET.reg;
|
|
|
|
|
|
/*------------- Interrupt Processing -------------*/
|
|
|
+ if ( int_status & USB_DEVICE_INTFLAG_SOF )
|
|
|
+ {
|
|
|
+ USB->DEVICE.INTFLAG.reg = USB_DEVICE_INTFLAG_SOF;
|
|
|
+ dcd_event_bus_signal(0, DCD_EVENT_SOF, true);
|
|
|
+ }
|
|
|
+
|
|
|
// SAMD doesn't distinguish between Suspend and Disconnect state.
|
|
|
// Both condition will cause SUSPEND interrupt triggered.
|
|
|
// To prevent being triggered when D+/D- are not stable, SUSPEND interrupt is only
|
|
|
@@ -320,39 +369,44 @@ void USB_0_Handler(void) {
|
|
|
dcd_event_bus_signal(0, DCD_EVENT_BUS_RESET, true);
|
|
|
}
|
|
|
|
|
|
- // Setup packet received.
|
|
|
- maybe_handle_setup_packet();
|
|
|
-}
|
|
|
+ // Handle SETUP packet
|
|
|
+ if (USB->DEVICE.DeviceEndpoint[0].EPINTFLAG.bit.RXSTP)
|
|
|
+ {
|
|
|
+ // This copies the data elsewhere so we can reuse the buffer.
|
|
|
+ dcd_event_setup_received(0, _setup_packet, true);
|
|
|
|
|
|
-/* USB_SOF_HSOF */
|
|
|
-void USB_1_Handler(void) {
|
|
|
- USB->DEVICE.INTFLAG.reg = USB_DEVICE_INTFLAG_SOF;
|
|
|
- dcd_event_bus_signal(0, DCD_EVENT_SOF, true);
|
|
|
-}
|
|
|
+ USB->DEVICE.DeviceEndpoint[0].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_RXSTP;
|
|
|
+ }
|
|
|
|
|
|
-void transfer_complete(uint8_t direction) {
|
|
|
- uint32_t epints = USB->DEVICE.EPINTSMRY.reg;
|
|
|
- for (uint8_t epnum = 0; epnum < USB_EPT_NUM; epnum++) {
|
|
|
- if ((epints & (1 << epnum)) == 0) {
|
|
|
- continue;
|
|
|
- }
|
|
|
+ // Handle complete transfer
|
|
|
+ maybe_transfer_complete();
|
|
|
+}
|
|
|
|
|
|
- UsbDeviceEndpoint* ep = &USB->DEVICE.DeviceEndpoint[epnum];
|
|
|
- UsbDeviceDescBank* bank = &sram_registers[epnum][direction];
|
|
|
- uint16_t total_transfer_size = bank->PCKSIZE.bit.BYTE_COUNT;
|
|
|
+#if CFG_TUSB_MCU == OPT_MCU_SAMD51
|
|
|
|
|
|
- uint8_t ep_addr = epnum;
|
|
|
- if (direction == TUSB_DIR_IN) {
|
|
|
- ep_addr |= TUSB_DIR_IN_MASK;
|
|
|
- }
|
|
|
- dcd_event_xfer_complete(0, ep_addr, total_transfer_size, XFER_RESULT_SUCCESS, true);
|
|
|
+/*
|
|
|
+ *------------------------------------------------------------------*/
|
|
|
+/* USB_EORSM_DNRSM, USB_EORST_RST, USB_LPMSUSP_DDISC, USB_LPM_DCONN,
|
|
|
+USB_MSOF, USB_RAMACER, USB_RXSTP_TXSTP_0, USB_RXSTP_TXSTP_1,
|
|
|
+USB_RXSTP_TXSTP_2, USB_RXSTP_TXSTP_3, USB_RXSTP_TXSTP_4,
|
|
|
+USB_RXSTP_TXSTP_5, USB_RXSTP_TXSTP_6, USB_RXSTP_TXSTP_7,
|
|
|
+USB_STALL0_STALL_0, USB_STALL0_STALL_1, USB_STALL0_STALL_2,
|
|
|
+USB_STALL0_STALL_3, USB_STALL0_STALL_4, USB_STALL0_STALL_5,
|
|
|
+USB_STALL0_STALL_6, USB_STALL0_STALL_7, USB_STALL1_0, USB_STALL1_1,
|
|
|
+USB_STALL1_2, USB_STALL1_3, USB_STALL1_4, USB_STALL1_5, USB_STALL1_6,
|
|
|
+USB_STALL1_7, USB_SUSPEND, USB_TRFAIL0_TRFAIL_0, USB_TRFAIL0_TRFAIL_1,
|
|
|
+USB_TRFAIL0_TRFAIL_2, USB_TRFAIL0_TRFAIL_3, USB_TRFAIL0_TRFAIL_4,
|
|
|
+USB_TRFAIL0_TRFAIL_5, USB_TRFAIL0_TRFAIL_6, USB_TRFAIL0_TRFAIL_7,
|
|
|
+USB_TRFAIL1_PERR_0, USB_TRFAIL1_PERR_1, USB_TRFAIL1_PERR_2,
|
|
|
+USB_TRFAIL1_PERR_3, USB_TRFAIL1_PERR_4, USB_TRFAIL1_PERR_5,
|
|
|
+USB_TRFAIL1_PERR_6, USB_TRFAIL1_PERR_7, USB_UPRSM, USB_WAKEUP */
|
|
|
+void USB_0_Handler(void) {
|
|
|
+ dcd_isr(0);
|
|
|
+}
|
|
|
|
|
|
- if (direction == TUSB_DIR_IN) {
|
|
|
- ep->EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRCPT1;
|
|
|
- } else {
|
|
|
- ep->EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRCPT0;
|
|
|
- }
|
|
|
- }
|
|
|
+/* USB_SOF_HSOF */
|
|
|
+void USB_1_Handler(void) {
|
|
|
+ dcd_isr(0);
|
|
|
}
|
|
|
|
|
|
// Bank zero is for OUT and SETUP transactions.
|
|
|
@@ -360,7 +414,7 @@ void transfer_complete(uint8_t direction) {
|
|
|
USB_TRCPT0_3, USB_TRCPT0_4, USB_TRCPT0_5,
|
|
|
USB_TRCPT0_6, USB_TRCPT0_7 */
|
|
|
void USB_2_Handler(void) {
|
|
|
- transfer_complete(TUSB_DIR_OUT);
|
|
|
+ dcd_isr(0);
|
|
|
}
|
|
|
|
|
|
// Bank one is used for IN transactions.
|
|
|
@@ -368,7 +422,15 @@ void USB_2_Handler(void) {
|
|
|
USB_TRCPT1_3, USB_TRCPT1_4, USB_TRCPT1_5,
|
|
|
USB_TRCPT1_6, USB_TRCPT1_7 */
|
|
|
void USB_3_Handler(void) {
|
|
|
- transfer_complete(TUSB_DIR_IN);
|
|
|
+ dcd_isr(0);
|
|
|
}
|
|
|
|
|
|
+#elif CFG_TUSB_MCU == OPT_MCU_SAMD21
|
|
|
+
|
|
|
+void USB_Handler(void) {
|
|
|
+ dcd_isr(0);
|
|
|
+}
|
|
|
+
|
|
|
+#endif
|
|
|
+
|
|
|
#endif
|