drv_uart.c 30 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214
  1. /**************************************************************************//**
  2. *
  3. * @copyright (C) 2020 Nuvoton Technology Corp. All rights reserved.
  4. *
  5. * SPDX-License-Identifier: Apache-2.0
  6. *
  7. * Change Logs:
  8. * Date Author Notes
  9. * 2020-12-12 Wayne First version
  10. *
  11. ******************************************************************************/
  12. #include <rtconfig.h>
  13. #if defined(BSP_USING_UART)
  14. #include <rthw.h>
  15. #include "drv_uart.h"
  16. #include "drv_sys.h"
  17. #include "drv_common.h"
  18. #if defined(RT_SERIAL_USING_DMA)
  19. #include <drv_pdma.h>
  20. #endif
  21. #define LOG_TAG "drv.uart"
  22. //#undef DBG_ENABLE
  23. #define DBG_SECTION_NAME LOG_TAG
  24. #define DBG_LEVEL LOG_LVL_INFO
  25. #define DBG_COLOR
  26. #include <rtdbg.h>
  27. /* Private define ---------------------------------------------------------------*/
  28. enum
  29. {
  30. UART_START = -1,
  31. #if defined(BSP_USING_UART0)
  32. UART0_IDX,
  33. #endif
  34. #if defined(BSP_USING_UART1)
  35. UART1_IDX,
  36. #endif
  37. #if defined(BSP_USING_UART2)
  38. UART2_IDX,
  39. #endif
  40. #if defined(BSP_USING_UART3)
  41. UART3_IDX,
  42. #endif
  43. #if defined(BSP_USING_UART4)
  44. UART4_IDX,
  45. #endif
  46. #if defined(BSP_USING_UART5)
  47. UART5_IDX,
  48. #endif
  49. #if defined(BSP_USING_UART6)
  50. UART6_IDX,
  51. #endif
  52. #if defined(BSP_USING_UART7)
  53. UART7_IDX,
  54. #endif
  55. #if defined(BSP_USING_UART8)
  56. UART8_IDX,
  57. #endif
  58. #if defined(BSP_USING_UART9)
  59. UART9_IDX,
  60. #endif
  61. #if defined(BSP_USING_UART10)
  62. UART10_IDX,
  63. #endif
  64. #if defined(BSP_USING_UART11)
  65. UART11_IDX,
  66. #endif
  67. #if defined(BSP_USING_UART12)
  68. UART12_IDX,
  69. #endif
  70. #if defined(BSP_USING_UART13)
  71. UART13_IDX,
  72. #endif
  73. #if defined(BSP_USING_UART14)
  74. UART14_IDX,
  75. #endif
  76. #if defined(BSP_USING_UART15)
  77. UART15_IDX,
  78. #endif
  79. #if defined(BSP_USING_UART16)
  80. UART16_IDX,
  81. #endif
  82. UART_CNT
  83. };
  84. struct nu_rxbuf_ctx
  85. {
  86. void * pvRxBuf;
  87. uint32_t bufsize;
  88. uint32_t wrote_offset;
  89. uint32_t reserved;
  90. };
  91. typedef struct nu_rxbuf_ctx *nu_rxbuf_ctx_t;
  92. /* Private typedef --------------------------------------------------------------*/
  93. struct nu_uart
  94. {
  95. rt_serial_t dev;
  96. char *name;
  97. UART_T *base;
  98. IRQn_Type irqn;
  99. uint32_t rstidx;
  100. #if defined(RT_SERIAL_USING_DMA)
  101. uint32_t dma_flag;
  102. int16_t pdma_perp_tx;
  103. int8_t pdma_chanid_tx;
  104. int16_t pdma_perp_rx;
  105. int8_t pdma_chanid_rx;
  106. nu_pdma_desc_t pdma_rx_desc;
  107. struct nu_rxbuf_ctx dmabuf;
  108. struct nu_rxbuf_ctx userbuf;
  109. #endif
  110. };
  111. typedef struct nu_uart *nu_uart_t;
  112. /* Private functions ------------------------------------------------------------*/
  113. static rt_err_t nu_uart_configure(struct rt_serial_device *serial, struct serial_configure *cfg);
  114. static rt_err_t nu_uart_control(struct rt_serial_device *serial, int cmd, void *arg);
  115. static int nu_uart_send(struct rt_serial_device *serial, char c);
  116. static int nu_uart_receive(struct rt_serial_device *serial);
  117. #if defined(RT_SERIAL_USING_DMA)
  118. static rt_ssize_t nu_uart_dma_transmit(struct rt_serial_device *serial, rt_uint8_t *buf, rt_size_t size, int direction);
  119. static void nu_pdma_uart_rx_cb(void *pvOwner, uint32_t u32Events);
  120. static void nu_pdma_uart_tx_cb(void *pvOwner, uint32_t u32Events);
  121. static uint32_t nu_uart_flush(nu_uart_t psNuUart, uint32_t pdma_new_rxsize);
  122. #endif
  123. /* Private variables ------------------------------------------------------------*/
  124. static const struct rt_uart_ops nu_uart_ops =
  125. {
  126. .configure = nu_uart_configure,
  127. .control = nu_uart_control,
  128. .putc = nu_uart_send,
  129. .getc = nu_uart_receive,
  130. #if defined(RT_SERIAL_USING_DMA)
  131. .dma_transmit = nu_uart_dma_transmit
  132. #else
  133. .dma_transmit = RT_NULL
  134. #endif
  135. };
  136. static const struct serial_configure nu_uart_default_config =
  137. RT_SERIAL_CONFIG_DEFAULT;
  138. static struct nu_uart nu_uart_arr [] =
  139. {
  140. #if defined(BSP_USING_UART0)
  141. {
  142. .name = "uart0",
  143. .base = UART0,
  144. .irqn = UART0_IRQn,
  145. .rstidx = UART0_RST,
  146. #if defined(RT_SERIAL_USING_DMA)
  147. #if defined(BSP_USING_UART0_TX_DMA)
  148. .pdma_perp_tx = PDMA_UART0_TX,
  149. #else
  150. .pdma_perp_tx = NU_PDMA_UNUSED,
  151. #endif
  152. #if defined(BSP_USING_UART0_RX_DMA)
  153. .pdma_perp_rx = PDMA_UART0_RX,
  154. #else
  155. .pdma_perp_rx = NU_PDMA_UNUSED,
  156. #endif
  157. #endif
  158. },
  159. #endif
  160. #if defined(BSP_USING_UART1)
  161. {
  162. .name = "uart1",
  163. .base = UART1,
  164. .irqn = UART1_IRQn,
  165. .rstidx = UART1_RST,
  166. #if defined(RT_SERIAL_USING_DMA)
  167. #if defined(BSP_USING_UART1_TX_DMA)
  168. .pdma_perp_tx = PDMA_UART1_TX,
  169. #else
  170. .pdma_perp_tx = NU_PDMA_UNUSED,
  171. #endif
  172. #if defined(BSP_USING_UART1_RX_DMA)
  173. .pdma_perp_rx = PDMA_UART1_RX,
  174. #else
  175. .pdma_perp_rx = NU_PDMA_UNUSED,
  176. #endif
  177. #endif
  178. },
  179. #endif
  180. #if defined(BSP_USING_UART2)
  181. {
  182. .name = "uart2",
  183. .base = UART2,
  184. .irqn = UART2_IRQn,
  185. .rstidx = UART2_RST,
  186. #if defined(RT_SERIAL_USING_DMA)
  187. #if defined(BSP_USING_UART2_TX_DMA)
  188. .pdma_perp_tx = PDMA_UART2_TX,
  189. #else
  190. .pdma_perp_tx = NU_PDMA_UNUSED,
  191. #endif
  192. #if defined(BSP_USING_UART2_RX_DMA)
  193. .pdma_perp_rx = PDMA_UART2_RX,
  194. #else
  195. .pdma_perp_rx = NU_PDMA_UNUSED,
  196. #endif
  197. #endif
  198. },
  199. #endif
  200. #if defined(BSP_USING_UART3)
  201. {
  202. .name = "uart3",
  203. .base = UART3,
  204. .irqn = UART3_IRQn,
  205. .rstidx = UART3_RST,
  206. #if defined(RT_SERIAL_USING_DMA)
  207. #if defined(BSP_USING_UART3_TX_DMA)
  208. .pdma_perp_tx = PDMA_UART3_TX,
  209. #else
  210. .pdma_perp_tx = NU_PDMA_UNUSED,
  211. #endif
  212. #if defined(BSP_USING_UART3_RX_DMA)
  213. .pdma_perp_rx = PDMA_UART3_RX,
  214. #else
  215. .pdma_perp_rx = NU_PDMA_UNUSED,
  216. #endif
  217. #endif
  218. },
  219. #endif
  220. #if defined(BSP_USING_UART4)
  221. {
  222. .name = "uart4",
  223. .base = UART4,
  224. .irqn = UART4_IRQn,
  225. .rstidx = UART4_RST,
  226. #if defined(RT_SERIAL_USING_DMA)
  227. #if defined(BSP_USING_UART4_TX_DMA)
  228. .pdma_perp_tx = PDMA_UART4_TX,
  229. #else
  230. .pdma_perp_tx = NU_PDMA_UNUSED,
  231. #endif
  232. #if defined(BSP_USING_UART4_RX_DMA)
  233. .pdma_perp_rx = PDMA_UART4_RX,
  234. #else
  235. .pdma_perp_rx = NU_PDMA_UNUSED,
  236. #endif
  237. #endif
  238. },
  239. #endif
  240. #if defined(BSP_USING_UART5)
  241. {
  242. .name = "uart5",
  243. .base = UART5,
  244. .irqn = UART5_IRQn,
  245. .rstidx = UART5_RST,
  246. #if defined(RT_SERIAL_USING_DMA)
  247. #if defined(BSP_USING_UART5_TX_DMA)
  248. .pdma_perp_tx = PDMA_UART5_TX,
  249. #else
  250. .pdma_perp_tx = NU_PDMA_UNUSED,
  251. #endif
  252. #if defined(BSP_USING_UART5_RX_DMA)
  253. .pdma_perp_rx = PDMA_UART5_RX,
  254. #else
  255. .pdma_perp_rx = NU_PDMA_UNUSED,
  256. #endif
  257. #endif
  258. },
  259. #endif
  260. #if defined(BSP_USING_UART6)
  261. {
  262. .name = "uart6",
  263. .base = UART6,
  264. .irqn = UART6_IRQn,
  265. .rstidx = UART6_RST,
  266. #if defined(RT_SERIAL_USING_DMA)
  267. #if defined(BSP_USING_UART6_TX_DMA)
  268. .pdma_perp_tx = PDMA_UART6_TX,
  269. #else
  270. .pdma_perp_tx = NU_PDMA_UNUSED,
  271. #endif
  272. #if defined(BSP_USING_UART6_RX_DMA)
  273. .pdma_perp_rx = PDMA_UART6_RX,
  274. #else
  275. .pdma_perp_rx = NU_PDMA_UNUSED,
  276. #endif
  277. #endif
  278. },
  279. #endif
  280. #if defined(BSP_USING_UART7)
  281. {
  282. .name = "uart7",
  283. .base = UART7,
  284. .irqn = UART7_IRQn,
  285. .rstidx = UART7_RST,
  286. #if defined(RT_SERIAL_USING_DMA)
  287. #if defined(BSP_USING_UART7_TX_DMA)
  288. .pdma_perp_tx = PDMA_UART7_TX,
  289. #else
  290. .pdma_perp_tx = NU_PDMA_UNUSED,
  291. #endif
  292. #if defined(BSP_USING_UART7_RX_DMA)
  293. .pdma_perp_rx = PDMA_UART7_RX,
  294. #else
  295. .pdma_perp_rx = NU_PDMA_UNUSED,
  296. #endif
  297. #endif
  298. },
  299. #endif
  300. #if defined(BSP_USING_UART8)
  301. {
  302. .name = "uart8",
  303. .base = UART8,
  304. .irqn = UART8_IRQn,
  305. .rstidx = UART8_RST,
  306. #if defined(RT_SERIAL_USING_DMA)
  307. #if defined(BSP_USING_UART8_TX_DMA)
  308. .pdma_perp_tx = PDMA_UART8_TX,
  309. #else
  310. .pdma_perp_tx = NU_PDMA_UNUSED,
  311. #endif
  312. #if defined(BSP_USING_UART8_RX_DMA)
  313. .pdma_perp_rx = PDMA_UART8_RX,
  314. #else
  315. .pdma_perp_rx = NU_PDMA_UNUSED,
  316. #endif
  317. #endif
  318. },
  319. #endif
  320. #if defined(BSP_USING_UART9)
  321. {
  322. .name = "uart9",
  323. .base = UART9,
  324. .irqn = UART9_IRQn,
  325. .rstidx = UART9_RST,
  326. #if defined(RT_SERIAL_USING_DMA)
  327. #if defined(BSP_USING_UART9_TX_DMA)
  328. .pdma_perp_tx = PDMA_UART9_TX,
  329. #else
  330. .pdma_perp_tx = NU_PDMA_UNUSED,
  331. #endif
  332. #if defined(BSP_USING_UART9_RX_DMA)
  333. .pdma_perp_rx = PDMA_UART9_RX,
  334. #else
  335. .pdma_perp_rx = NU_PDMA_UNUSED,
  336. #endif
  337. #endif
  338. },
  339. #endif
  340. #if defined(BSP_USING_UART10)
  341. {
  342. .name = "uart10",
  343. .base = UART10,
  344. .irqn = UART10_IRQn,
  345. .rstidx = UART10_RST,
  346. #if defined(RT_SERIAL_USING_DMA)
  347. #if defined(BSP_USING_UART10_TX_DMA)
  348. .pdma_perp_tx = PDMA_UART10_TX,
  349. #else
  350. .pdma_perp_tx = NU_PDMA_UNUSED,
  351. #endif
  352. #if defined(BSP_USING_UART10_RX_DMA)
  353. .pdma_perp_rx = PDMA_UART10_RX,
  354. #else
  355. .pdma_perp_rx = NU_PDMA_UNUSED,
  356. #endif
  357. #endif
  358. },
  359. #endif
  360. #if defined(BSP_USING_UART11)
  361. {
  362. .name = "uart11",
  363. .base = UART11,
  364. .irqn = UART11_IRQn,
  365. .rstidx = UART11_RST,
  366. #if defined(RT_SERIAL_USING_DMA)
  367. #if defined(BSP_USING_UART11_TX_DMA)
  368. .pdma_perp_tx = PDMA_UART11_TX,
  369. #else
  370. .pdma_perp_tx = NU_PDMA_UNUSED,
  371. #endif
  372. #if defined(BSP_USING_UART11_RX_DMA)
  373. .pdma_perp_rx = PDMA_UART11_RX,
  374. #else
  375. .pdma_perp_rx = NU_PDMA_UNUSED,
  376. #endif
  377. #endif
  378. },
  379. #endif
  380. #if defined(BSP_USING_UART12)
  381. {
  382. .name = "uart12",
  383. .base = UART12,
  384. .irqn = UART12_IRQn,
  385. .rstidx = UART12_RST,
  386. #if defined(RT_SERIAL_USING_DMA)
  387. #if defined(BSP_USING_UART12_TX_DMA)
  388. .pdma_perp_tx = PDMA_UART12_TX,
  389. #else
  390. .pdma_perp_tx = NU_PDMA_UNUSED,
  391. #endif
  392. #if defined(BSP_USING_UART12_RX_DMA)
  393. .pdma_perp_rx = PDMA_UART12_RX,
  394. #else
  395. .pdma_perp_rx = NU_PDMA_UNUSED,
  396. #endif
  397. #endif
  398. },
  399. #endif
  400. #if defined(BSP_USING_UART13)
  401. {
  402. .name = "uart13",
  403. .base = UART13,
  404. .irqn = UART13_IRQn,
  405. .rstidx = UART13_RST,
  406. #if defined(RT_SERIAL_USING_DMA)
  407. #if defined(BSP_USING_UART13_TX_DMA)
  408. .pdma_perp_tx = PDMA_UART13_TX,
  409. #else
  410. .pdma_perp_tx = NU_PDMA_UNUSED,
  411. #endif
  412. #if defined(BSP_USING_UART13_RX_DMA)
  413. .pdma_perp_rx = PDMA_UART13_RX,
  414. #else
  415. .pdma_perp_rx = NU_PDMA_UNUSED,
  416. #endif
  417. #endif
  418. },
  419. #endif
  420. #if defined(BSP_USING_UART14)
  421. {
  422. .name = "uart14",
  423. .base = UART14,
  424. .irqn = UART14_IRQn,
  425. .rstidx = UART14_RST,
  426. #if defined(RT_SERIAL_USING_DMA)
  427. #if defined(BSP_USING_UART14_TX_DMA)
  428. .pdma_perp_tx = PDMA_UART14_TX,
  429. #else
  430. .pdma_perp_tx = NU_PDMA_UNUSED,
  431. #endif
  432. #if defined(BSP_USING_UART14_RX_DMA)
  433. .pdma_perp_rx = PDMA_UART14_RX,
  434. #else
  435. .pdma_perp_rx = NU_PDMA_UNUSED,
  436. #endif
  437. #endif
  438. },
  439. #endif
  440. #if defined(BSP_USING_UART15)
  441. {
  442. .name = "uart15",
  443. .base = UART15,
  444. .irqn = UART15_IRQn,
  445. .rstidx = UART15_RST,
  446. #if defined(RT_SERIAL_USING_DMA)
  447. #if defined(BSP_USING_UART15_TX_DMA)
  448. .pdma_perp_tx = PDMA_UART15_TX,
  449. #else
  450. .pdma_perp_tx = NU_PDMA_UNUSED,
  451. #endif
  452. #if defined(BSP_USING_UART15_RX_DMA)
  453. .pdma_perp_rx = PDMA_UART15_RX,
  454. #else
  455. .pdma_perp_rx = NU_PDMA_UNUSED,
  456. #endif
  457. #endif
  458. },
  459. #endif
  460. #if defined(BSP_USING_UART16)
  461. {
  462. .name = "uart16",
  463. .base = UART16,
  464. .irqn = UART16_IRQn,
  465. .rstidx = UART16_RST,
  466. #if defined(RT_SERIAL_USING_DMA)
  467. #if defined(BSP_USING_UART16_TX_DMA)
  468. .pdma_perp_tx = PDMA_UART16_TX,
  469. #else
  470. .pdma_perp_tx = NU_PDMA_UNUSED,
  471. #endif
  472. #if defined(BSP_USING_UART16_RX_DMA)
  473. .pdma_perp_rx = PDMA_UART16_RX,
  474. #else
  475. .pdma_perp_rx = NU_PDMA_UNUSED,
  476. #endif
  477. #endif
  478. },
  479. #endif
  480. }; /* uart nu_uart */
  481. /**
  482. * All UART interrupt service routine
  483. */
  484. static void nu_uart_isr(int vector, void *param)
  485. {
  486. /* Get base address of uart register */
  487. nu_uart_t psNuUart = (nu_uart_t)param;
  488. UART_T *base = psNuUart->base;
  489. /* Get interrupt event */
  490. uint32_t u32IntSts = base->INTSTS;
  491. uint32_t u32FIFOSts = base->FIFOSTS;
  492. #if defined(RT_SERIAL_USING_DMA)
  493. if (u32IntSts & UART_INTSTS_PRLSIF_Msk)
  494. {
  495. /* Drain RX FIFO to remove remain FEF frames in FIFO. */
  496. base->FIFO |= UART_FIFO_RXRST_Msk;
  497. base->FIFOSTS |= (UART_FIFOSTS_BIF_Msk | UART_FIFOSTS_FEF_Msk | UART_FIFOSTS_PEF_Msk);
  498. return;
  499. }
  500. if (u32IntSts & UART_INTSTS_PTOIF_Msk)
  501. {
  502. nu_uart_flush(psNuUart, 0);
  503. return;
  504. }
  505. #endif
  506. /* Handle RX event */
  507. if (u32IntSts & (UART_INTSTS_RDAINT_Msk | UART_INTSTS_RXTOINT_Msk))
  508. {
  509. rt_hw_serial_isr(&psNuUart->dev, RT_SERIAL_EVENT_RX_IND);
  510. }
  511. base->INTSTS = u32IntSts;
  512. base->FIFOSTS = u32FIFOSts;
  513. }
  514. /**
  515. * Set RS-485 AUD mode
  516. */
  517. void nu_uart_set_rs485aud(struct rt_serial_device *serial, rt_bool_t bRTSActiveLowLevel)
  518. {
  519. nu_uart_t psNuUart = (nu_uart_t)serial;
  520. UART_T *base;
  521. RT_ASSERT(serial);
  522. /* Get base address of uart register */
  523. base = ((nu_uart_t)serial)->base;
  524. /* Set RTS as RS-485 phy direction controlling ping. */
  525. UART_SelectRS485Mode(base, UART_ALTCTL_RS485AUD_Msk, 0);
  526. if (bRTSActiveLowLevel)
  527. {
  528. /* Set direction pin as active-low. */
  529. base->MODEM |= UART_MODEM_RTSACTLV_Msk;
  530. }
  531. else
  532. {
  533. /* Set direction pin as active-high. */
  534. base->MODEM &= ~UART_MODEM_RTSACTLV_Msk;
  535. }
  536. LOG_I("Set %s to RS-485 AUD function mode. ActiveLowLevel-%s", psNuUart->name, bRTSActiveLowLevel ? "YES" : "NO");
  537. }
  538. /**
  539. * Configure uart port
  540. */
  541. static rt_err_t nu_uart_configure(struct rt_serial_device *serial, struct serial_configure *cfg)
  542. {
  543. nu_uart_t psNuUart = (nu_uart_t)serial;
  544. rt_err_t ret = RT_EOK;
  545. uint32_t uart_word_len, uart_stop_bit, uart_parity;
  546. RT_ASSERT(serial);
  547. RT_ASSERT(cfg);
  548. /* Check baudrate */
  549. RT_ASSERT(cfg->baud_rate != 0);
  550. uart_word_len = uart_stop_bit = uart_parity = 0;
  551. /* Get base address of uart register */
  552. UART_T *base = psNuUart->base;
  553. /* Check word len */
  554. switch (cfg->data_bits)
  555. {
  556. case DATA_BITS_5:
  557. uart_word_len = UART_WORD_LEN_5;
  558. break;
  559. case DATA_BITS_6:
  560. uart_word_len = UART_WORD_LEN_6;
  561. break;
  562. case DATA_BITS_7:
  563. uart_word_len = UART_WORD_LEN_7;
  564. break;
  565. case DATA_BITS_8:
  566. uart_word_len = UART_WORD_LEN_8;
  567. break;
  568. default:
  569. LOG_E("Unsupported data length.");
  570. ret = -RT_EINVAL;
  571. goto exit_nu_uart_configure;
  572. }
  573. /* Check stop bit */
  574. switch (cfg->stop_bits)
  575. {
  576. case STOP_BITS_1:
  577. uart_stop_bit = UART_STOP_BIT_1;
  578. break;
  579. case STOP_BITS_2:
  580. uart_stop_bit = UART_STOP_BIT_2;
  581. break;
  582. default:
  583. LOG_E("Unsupported stop bit.");
  584. ret = -RT_EINVAL;
  585. goto exit_nu_uart_configure;
  586. }
  587. /* Check parity */
  588. switch (cfg->parity)
  589. {
  590. case PARITY_NONE:
  591. uart_parity = UART_PARITY_NONE;
  592. break;
  593. case PARITY_ODD:
  594. uart_parity = UART_PARITY_ODD;
  595. break;
  596. case PARITY_EVEN:
  597. uart_parity = UART_PARITY_EVEN;
  598. break;
  599. default:
  600. LOG_E("Unsupported parity.");
  601. ret = -RT_EINVAL;
  602. goto exit_nu_uart_configure;
  603. }
  604. /* Reset this module */
  605. nu_sys_ip_reset(psNuUart->rstidx);
  606. /* Open Uart and set UART Baudrate */
  607. UART_Open(base, cfg->baud_rate);
  608. /* Set line configuration. */
  609. UART_SetLineConfig(base, 0, uart_word_len, uart_parity, uart_stop_bit);
  610. /* Enable interrupt. */
  611. rt_hw_interrupt_umask(psNuUart->irqn);
  612. exit_nu_uart_configure:
  613. if (ret != RT_EOK)
  614. UART_Close(base);
  615. return -(ret);
  616. }
  617. #if defined(RT_SERIAL_USING_DMA)
  618. static uint32_t nu_uart_flush_sync(
  619. uint8_t *dst_buf_start,
  620. uint8_t *dst_buf_put,
  621. uint8_t *src_buf_start,
  622. uint8_t *src_buf_put,
  623. uint32_t bufsize,
  624. uint32_t sync_len)
  625. {
  626. uint32_t count = 0;
  627. /* Copy bytes in Source's ring-buffer to Destination's ring-buffer. */
  628. while ( count < sync_len )
  629. {
  630. if ( dst_buf_put >= (dst_buf_start + bufsize) )
  631. {
  632. dst_buf_put = dst_buf_start;
  633. }
  634. if ( src_buf_put >= (src_buf_start + bufsize) )
  635. {
  636. src_buf_put = src_buf_start;
  637. }
  638. *dst_buf_put = *src_buf_put;
  639. src_buf_put++;
  640. dst_buf_put++;
  641. count++;
  642. }
  643. return count;
  644. }
  645. static uint32_t nu_uart_flush(nu_uart_t psNuUart, uint32_t pdma_new_rxsize)
  646. {
  647. uint32_t recv_len;
  648. UART_T *base = psNuUart->base;
  649. uint8_t tempbuf[64];
  650. /* Disable Receive Line interrupt first. */
  651. UART_DISABLE_INT(base, UART_INTEN_RXPDMAEN_Msk);
  652. /* Pick up RX bytes in PDMA RX BUFFER. */
  653. if ( pdma_new_rxsize > 0 )
  654. {
  655. nu_pdma_desc_t psDesc = nu_pdma_get_channel_desc(psNuUart->pdma_chanid_rx);
  656. #if !defined(USE_MA35D1_SUBM)
  657. uint8_t *pu8DmaBuf_noncache = (uint8_t *)(psDesc->DA + UNCACHEABLE);
  658. #else
  659. uint8_t *pu8DmaBuf_noncache = (uint8_t *)(psDesc->DA);
  660. #endif
  661. /* Update wrote offset of user buffer. */
  662. psNuUart->userbuf.wrote_offset += nu_uart_flush_sync( psNuUart->userbuf.pvRxBuf,
  663. (uint8_t *)psNuUart->userbuf.pvRxBuf + psNuUart->userbuf.wrote_offset,
  664. pu8DmaBuf_noncache,
  665. pu8DmaBuf_noncache + psNuUart->dmabuf.wrote_offset,
  666. psNuUart->userbuf.bufsize,
  667. pdma_new_rxsize );
  668. psNuUart->userbuf.wrote_offset %= psNuUart->userbuf.bufsize;
  669. }
  670. /* Pick up RX bytes in UART FIFO. */
  671. recv_len = 0;
  672. while (!UART_GET_RX_EMPTY(base))
  673. {
  674. tempbuf[recv_len] = UART_READ(base);
  675. recv_len++;
  676. RT_ASSERT( recv_len < sizeof(tempbuf) );
  677. }
  678. if ( recv_len > 0 )
  679. {
  680. /* Update wrote offset of user buffer. */
  681. psNuUart->userbuf.wrote_offset += nu_uart_flush_sync( psNuUart->userbuf.pvRxBuf,
  682. psNuUart->userbuf.pvRxBuf + psNuUart->userbuf.wrote_offset,
  683. tempbuf,
  684. tempbuf,
  685. psNuUart->userbuf.bufsize,
  686. recv_len );
  687. psNuUart->userbuf.wrote_offset %= psNuUart->userbuf.bufsize;
  688. }
  689. /* Report received bytes = UART_FIFO_RXSIZE + PDMA_NEW_RXSIZE */
  690. recv_len += pdma_new_rxsize;
  691. if (recv_len > 0)
  692. {
  693. LOG_D("%d(Received) = %d(PDMA) + %d(FIFO)",
  694. recv_len - pdma_new_rxsize,
  695. pdma_new_rxsize,
  696. recv_len);
  697. LOG_D("User: [%08x] bufsize=%d, wrote_offset=%d",
  698. psNuUart->userbuf.pvRxBuf,
  699. psNuUart->userbuf.bufsize,
  700. psNuUart->userbuf.wrote_offset);
  701. LOG_D("DMA: [%08x] bufsize=%d, put=%d",
  702. psNuUart->dmabuf.pvRxBuf,
  703. psNuUart->dmabuf.bufsize,
  704. psNuUart->dmabuf.wrote_offset);
  705. rt_hw_serial_isr(&psNuUart->dev, RT_SERIAL_EVENT_RX_DMADONE | (recv_len << 8));
  706. }
  707. /* Enable Receive Line interrupt first. */
  708. UART_ENABLE_INT(base, UART_INTEN_RXPDMAEN_Msk);
  709. return recv_len;
  710. }
  711. static void nu_pdma_uart_rxbuf_free(nu_uart_t psNuUart)
  712. {
  713. psNuUart->userbuf.pvRxBuf = RT_NULL;
  714. psNuUart->userbuf.bufsize = 0;
  715. psNuUart->userbuf.wrote_offset = 0;
  716. if (psNuUart->dmabuf.pvRxBuf)
  717. rt_free_align(psNuUart->dmabuf.pvRxBuf);
  718. psNuUart->dmabuf.pvRxBuf = RT_NULL;
  719. psNuUart->dmabuf.bufsize = 0;
  720. psNuUart->dmabuf.wrote_offset = 0;
  721. }
  722. static rt_err_t nu_pdma_uart_rx_config(nu_uart_t psNuUart, uint8_t *pu8Buf, int32_t i32TriggerLen)
  723. {
  724. rt_err_t result = RT_EOK;
  725. struct nu_pdma_chn_cb sChnCB;
  726. /* Get base address of uart register */
  727. UART_T *base = psNuUart->base;
  728. /* Register ISR callback function */
  729. sChnCB.m_eCBType = eCBType_Event;
  730. sChnCB.m_pfnCBHandler = nu_pdma_uart_rx_cb;
  731. sChnCB.m_pvUserData = (void *)psNuUart;
  732. nu_pdma_filtering_set(psNuUart->pdma_chanid_rx, NU_PDMA_EVENT_TRANSFER_DONE | NU_PDMA_EVENT_TIMEOUT);
  733. result = nu_pdma_callback_register(psNuUart->pdma_chanid_rx, &sChnCB);
  734. if (result != RT_EOK)
  735. {
  736. goto exit_nu_pdma_uart_rx_config;
  737. }
  738. /* Store user buffer context */
  739. psNuUart->userbuf.pvRxBuf = pu8Buf;
  740. psNuUart->userbuf.bufsize = i32TriggerLen;
  741. psNuUart->userbuf.wrote_offset = 0;
  742. psNuUart->dmabuf.pvRxBuf = rt_malloc_align(i32TriggerLen, 64);
  743. psNuUart->dmabuf.bufsize = 0;
  744. if (psNuUart->dmabuf.pvRxBuf == RT_NULL)
  745. {
  746. LOG_E("Failed to allocate dma memory %d.", i32TriggerLen);
  747. goto exit_nu_pdma_uart_rx_config;
  748. }
  749. psNuUart->dmabuf.bufsize = i32TriggerLen;
  750. psNuUart->dmabuf.wrote_offset = 0;
  751. /* Disable Receive Line interrupt & Start DMA RX transfer. */
  752. UART_DISABLE_INT(base, UART_INTEN_RLSIEN_Msk | UART_INTEN_RXPDMAEN_Msk | UART_INTEN_RXTOIEN_Msk);
  753. /* For Serial RX FIFO - Single buffer recycle SG trigger */
  754. result = nu_pdma_desc_setup(psNuUart->pdma_chanid_rx,
  755. psNuUart->pdma_rx_desc,
  756. 8,
  757. (uint32_t)base,
  758. (uint32_t)psNuUart->dmabuf.pvRxBuf,
  759. psNuUart->dmabuf.bufsize,
  760. psNuUart->pdma_rx_desc,
  761. 0);
  762. if (result != RT_EOK)
  763. {
  764. goto exit_nu_pdma_uart_rx_config;
  765. }
  766. /* Assign head descriptor & go */
  767. result = nu_pdma_sg_transfer(psNuUart->pdma_chanid_rx, psNuUart->pdma_rx_desc, 500);
  768. if (result != RT_EOK)
  769. {
  770. goto exit_nu_pdma_uart_rx_config;
  771. }
  772. UART_SetTimeoutCnt(base, 255);
  773. /* Enable Receive Line interrupt & Start DMA RX transfer. */
  774. UART_ENABLE_INT(base, UART_INTEN_RLSIEN_Msk | UART_INTEN_RXPDMAEN_Msk | UART_INTEN_RXTOIEN_Msk);
  775. exit_nu_pdma_uart_rx_config:
  776. return result;
  777. }
  778. static void nu_pdma_uart_rx_cb(void *pvOwner, uint32_t u32Events)
  779. {
  780. nu_uart_t psNuUart = (nu_uart_t)pvOwner;
  781. RT_ASSERT(psNuUart);
  782. if (u32Events & (NU_PDMA_EVENT_TRANSFER_DONE | NU_PDMA_EVENT_TIMEOUT))
  783. {
  784. rt_size_t pdma_rxsize = 0;
  785. if (u32Events & NU_PDMA_EVENT_TRANSFER_DONE)
  786. {
  787. pdma_rxsize = psNuUart->dmabuf.bufsize;
  788. }
  789. else
  790. {
  791. pdma_rxsize = nu_pdma_transferred_byte_get(psNuUart->pdma_chanid_rx, psNuUart->dmabuf.bufsize);
  792. }
  793. nu_uart_flush(psNuUart, pdma_rxsize - psNuUart->dmabuf.wrote_offset);
  794. /* Update rxdma buffer wrote index */
  795. psNuUart->dmabuf.wrote_offset = (psNuUart->dmabuf.wrote_offset + pdma_rxsize) % psNuUart->dmabuf.bufsize;
  796. }
  797. }
  798. static rt_err_t nu_pdma_uart_tx_config(nu_uart_t psNuUart)
  799. {
  800. struct nu_pdma_chn_cb sChnCB;
  801. RT_ASSERT(psNuUart);
  802. /* Register ISR callback function */
  803. sChnCB.m_eCBType = eCBType_Event;
  804. sChnCB.m_pfnCBHandler = nu_pdma_uart_tx_cb;
  805. sChnCB.m_pvUserData = (void *)psNuUart;
  806. nu_pdma_filtering_set(psNuUart->pdma_chanid_tx, NU_PDMA_EVENT_TRANSFER_DONE);
  807. return nu_pdma_callback_register(psNuUart->pdma_chanid_tx, &sChnCB);
  808. }
  809. static void nu_pdma_uart_tx_cb(void *pvOwner, uint32_t u32Events)
  810. {
  811. nu_uart_t psNuUart = (nu_uart_t)pvOwner;
  812. RT_ASSERT(psNuUart);
  813. UART_DISABLE_INT(psNuUart->base, UART_INTEN_TXPDMAEN_Msk);// Stop DMA TX transfer
  814. if (u32Events & NU_PDMA_EVENT_TRANSFER_DONE)
  815. {
  816. rt_hw_serial_isr(&psNuUart->dev, RT_SERIAL_EVENT_TX_DMADONE);
  817. }
  818. }
  819. /**
  820. * Uart DMA transfer
  821. */
  822. static rt_ssize_t nu_uart_dma_transmit(struct rt_serial_device *serial, rt_uint8_t *buf, rt_size_t size, int direction)
  823. {
  824. rt_err_t result = RT_EOK;
  825. nu_uart_t psNuUart = (nu_uart_t)serial;
  826. RT_ASSERT(serial);
  827. RT_ASSERT(buf);
  828. /* Get base address of uart register */
  829. UART_T *base = psNuUart->base;
  830. if (direction == RT_SERIAL_DMA_TX)
  831. {
  832. UART_DISABLE_INT(base, UART_INTEN_TXPDMAEN_Msk);
  833. /* <16 PDMA TX case. */
  834. if (size < 16)
  835. {
  836. int i = 0;
  837. UART_T *base = psNuUart->base;
  838. while (i < size)
  839. {
  840. /* Waiting if TX-FIFO is full. */
  841. while (UART_IS_TX_FULL(base));
  842. /* Put char into TX-FIFO */
  843. UART_WRITE(base, buf[i]);
  844. i++;
  845. }
  846. rt_hw_serial_isr(&psNuUart->dev, RT_SERIAL_EVENT_TX_DMADONE);
  847. }
  848. else
  849. {
  850. result = nu_pdma_transfer(psNuUart->pdma_chanid_tx,
  851. 8,
  852. (uint32_t)buf,
  853. (uint32_t)base,
  854. size,
  855. 0); // wait-forever
  856. // Start DMA TX transfer
  857. UART_ENABLE_INT(base, UART_INTEN_TXPDMAEN_Msk);
  858. }
  859. }
  860. else if (direction == RT_SERIAL_DMA_RX)
  861. {
  862. UART_DISABLE_INT(base, UART_INTEN_RLSIEN_Msk | UART_INTEN_RXPDMAEN_Msk | UART_INTEN_TOCNTEN_Msk);
  863. // If config.bufsz = 0, serial will trigger once.
  864. result = nu_pdma_uart_rx_config(psNuUart, buf, size);
  865. }
  866. else
  867. {
  868. result = -RT_ERROR;
  869. }
  870. return result;
  871. }
  872. static int nu_hw_uart_dma_allocate(nu_uart_t psNuUart)
  873. {
  874. RT_ASSERT(psNuUart);
  875. /* Allocate UART_TX nu_dma channel */
  876. if (psNuUart->pdma_perp_tx != NU_PDMA_UNUSED)
  877. {
  878. psNuUart->pdma_chanid_tx = nu_pdma_channel_allocate(psNuUart->pdma_perp_tx);
  879. if (psNuUart->pdma_chanid_tx >= 0)
  880. {
  881. psNuUart->dma_flag |= RT_DEVICE_FLAG_DMA_TX;
  882. }
  883. }
  884. /* Allocate UART_RX nu_dma channel */
  885. if (psNuUart->pdma_perp_rx != NU_PDMA_UNUSED)
  886. {
  887. psNuUart->pdma_chanid_rx = nu_pdma_channel_allocate(psNuUart->pdma_perp_rx);
  888. if (psNuUart->pdma_chanid_rx >= 0)
  889. {
  890. rt_err_t ret = RT_EOK;
  891. psNuUart->dma_flag |= RT_DEVICE_FLAG_DMA_RX;
  892. ret = nu_pdma_sgtbls_allocate(&psNuUart->pdma_rx_desc, 1);
  893. RT_ASSERT(ret == RT_EOK);
  894. }
  895. }
  896. return RT_EOK;
  897. }
  898. #endif
  899. /**
  900. * Uart interrupt control
  901. */
  902. static rt_err_t nu_uart_control(struct rt_serial_device *serial, int cmd, void *arg)
  903. {
  904. nu_uart_t psNuUart = (nu_uart_t)serial;
  905. rt_err_t result = RT_EOK;
  906. rt_ubase_t ctrl_arg = (rt_ubase_t)arg;
  907. RT_ASSERT(serial);
  908. /* Get base address of uart register */
  909. UART_T *base = psNuUart->base;
  910. switch (cmd)
  911. {
  912. case RT_DEVICE_CTRL_CLR_INT:
  913. if (ctrl_arg == RT_DEVICE_FLAG_INT_RX) /* Disable INT-RX */
  914. {
  915. UART_DISABLE_INT(base, UART_INTEN_RDAIEN_Msk | UART_INTEN_RXTOIEN_Msk | UART_INTEN_TOCNTEN_Msk);
  916. }
  917. else if (ctrl_arg == RT_DEVICE_FLAG_DMA_RX) /* Disable DMA-RX */
  918. {
  919. /* Disable Receive Line interrupt & Stop DMA RX transfer. */
  920. #if defined(RT_SERIAL_USING_DMA)
  921. if (psNuUart->dma_flag & RT_DEVICE_FLAG_DMA_RX)
  922. {
  923. nu_pdma_channel_terminate(psNuUart->pdma_chanid_rx);
  924. nu_pdma_uart_rxbuf_free(psNuUart);
  925. }
  926. UART_DISABLE_INT(base, UART_INTEN_RLSIEN_Msk | UART_INTEN_RXPDMAEN_Msk | UART_INTEN_TOCNTEN_Msk);
  927. #endif
  928. }
  929. break;
  930. case RT_DEVICE_CTRL_SET_INT:
  931. if (ctrl_arg == RT_DEVICE_FLAG_INT_RX) /* Enable INT-RX */
  932. {
  933. UART_ENABLE_INT(base, UART_INTEN_RDAIEN_Msk | UART_INTEN_RXTOIEN_Msk);
  934. }
  935. break;
  936. #if defined(RT_SERIAL_USING_DMA)
  937. case RT_DEVICE_CTRL_CONFIG:
  938. if (ctrl_arg == RT_DEVICE_FLAG_DMA_RX) /* Configure and trigger DMA-RX */
  939. {
  940. struct rt_serial_rx_fifo *rx_fifo = (struct rt_serial_rx_fifo *)serial->serial_rx;
  941. result = nu_pdma_uart_rx_config(psNuUart, &rx_fifo->buffer[0], serial->config.bufsz); // Config & trigger
  942. }
  943. else if (ctrl_arg == RT_DEVICE_FLAG_DMA_TX) /* Configure DMA-TX */
  944. {
  945. result = nu_pdma_uart_tx_config(psNuUart);
  946. }
  947. break;
  948. #endif
  949. case RT_DEVICE_CTRL_CLOSE:
  950. /* Disable interrupt. */
  951. rt_hw_interrupt_mask(psNuUart->irqn);
  952. #if defined(RT_SERIAL_USING_DMA)
  953. UART_DISABLE_INT(base, UART_INTEN_RLSIEN_Msk | UART_INTEN_RXPDMAEN_Msk | UART_INTEN_TOCNTEN_Msk);
  954. UART_DISABLE_INT(base, UART_INTEN_TXPDMAEN_Msk);
  955. if (psNuUart->dma_flag != 0)
  956. {
  957. nu_pdma_channel_terminate(psNuUart->pdma_chanid_tx);
  958. nu_pdma_channel_terminate(psNuUart->pdma_chanid_rx);
  959. nu_pdma_uart_rxbuf_free(psNuUart);
  960. }
  961. #endif
  962. /* Close UART port */
  963. UART_Close(base);
  964. break;
  965. default:
  966. result = -RT_EINVAL;
  967. break;
  968. }
  969. return result;
  970. }
  971. /**
  972. * Uart put char
  973. */
  974. static int nu_uart_send(struct rt_serial_device *serial, char c)
  975. {
  976. nu_uart_t psNuUart = (nu_uart_t)serial;
  977. RT_ASSERT(serial);
  978. /* Get base address of uart register */
  979. UART_T *base = psNuUart->base;
  980. /* Waiting if TX-FIFO is full. */
  981. while (UART_IS_TX_FULL(base));
  982. /* Put char into TX-FIFO */
  983. UART_WRITE(base, c);
  984. return 1;
  985. }
  986. /**
  987. * Uart get char
  988. */
  989. static int nu_uart_receive(struct rt_serial_device *serial)
  990. {
  991. nu_uart_t psNuUart = (nu_uart_t)serial;
  992. RT_ASSERT(serial);
  993. /* Get base address of uart register */
  994. UART_T *base = psNuUart->base;
  995. /* Return failure if RX-FIFO is empty. */
  996. if (UART_GET_RX_EMPTY(base))
  997. {
  998. return -1;
  999. }
  1000. /* Get char from RX-FIFO */
  1001. return UART_READ(base);
  1002. }
  1003. void nu_uart_set_loopback(struct rt_serial_device *serial, rt_bool_t bOn)
  1004. {
  1005. nu_uart_t psNuUart = (nu_uart_t)serial;
  1006. RT_ASSERT(serial);
  1007. /* Get base address of uart register */
  1008. UART_T *base = psNuUart->base;
  1009. bOn ? (base->MODEM |= 0x10) : (base->MODEM &= ~0x10);
  1010. }
  1011. /**
  1012. * Hardware UART Initialization
  1013. */
  1014. rt_err_t rt_hw_uart_init(void)
  1015. {
  1016. int i;
  1017. rt_uint32_t flag;
  1018. rt_err_t ret = RT_EOK;
  1019. for (i = (UART_START + 1); i < UART_CNT; i++)
  1020. {
  1021. flag = RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX;
  1022. nu_uart_arr[i].dev.ops = &nu_uart_ops;
  1023. nu_uart_arr[i].dev.config = nu_uart_default_config;
  1024. #if defined(RT_SERIAL_USING_DMA)
  1025. nu_uart_arr[i].dma_flag = 0;
  1026. nu_hw_uart_dma_allocate(&nu_uart_arr[i]);
  1027. flag |= nu_uart_arr[i].dma_flag;
  1028. #endif
  1029. rt_hw_interrupt_install(nu_uart_arr[i].irqn, nu_uart_isr, &nu_uart_arr[i], nu_uart_arr[i].name);
  1030. ret = rt_hw_serial_register(&nu_uart_arr[i].dev, nu_uart_arr[i].name, flag, NULL);
  1031. RT_ASSERT(ret == RT_EOK);
  1032. }
  1033. return ret;
  1034. }
  1035. #endif //#if defined(BSP_USING_UART)