drv_uart.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489
  1. /*
  2. * Copyright (C) 2018 Shanghai Eastsoft Microelectronics Co., Ltd.
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Licensed under the Apache License, Version 2.0 (the License); you may
  7. * not use this file except in compliance with the License.
  8. * You may obtain a copy of the License at
  9. *
  10. * www.apache.org/licenses/LICENSE-2.0
  11. *
  12. * Unless required by applicable law or agreed to in writing, software
  13. * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14. * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15. * See the License for the specific language governing permissions and
  16. * limitations under the License.
  17. *
  18. * Change Logs:
  19. * Date Author Notes
  20. * 2020-01-14 wangyq the first version
  21. * 2021-04-20 liuhy the second version
  22. */
  23. #include <rthw.h>
  24. #include <rtthread.h>
  25. #include <rtdevice.h>
  26. #include "board.h"
  27. #include "es_conf_info_uart.h"
  28. #ifdef RT_USING_SERIAL
  29. /* es32 uart driver */
  30. struct es32_uart
  31. {
  32. uart_handle_t huart;
  33. IRQn_Type irq;
  34. };
  35. #ifdef BSP_USING_UART0
  36. /* UART0 device driver structure */
  37. struct es32_uart uart0 =
  38. {
  39. {UART0},
  40. UART0_IRQn
  41. };
  42. struct rt_serial_device serial0;
  43. void UART0_Handler(void)
  44. {
  45. /* enter interrupt */
  46. rt_interrupt_enter();
  47. if ((ald_uart_get_mask_flag_status(&uart0.huart, UART_IF_RFTH)) != RESET)
  48. {
  49. ald_uart_clear_flag_status(&uart0.huart, UART_IF_RFTH);
  50. rt_hw_serial_isr(&serial0, RT_SERIAL_EVENT_RX_IND);
  51. }
  52. /* leave interrupt */
  53. rt_interrupt_leave();
  54. }
  55. #endif /* BSP_USING_UART0 */
  56. #ifdef BSP_USING_UART1
  57. /* UART1 device driver structure */
  58. struct es32_uart uart1 =
  59. {
  60. {UART1},
  61. UART1_IRQn
  62. };
  63. struct rt_serial_device serial1;
  64. void UART1_Handler(void)
  65. {
  66. /* enter interrupt */
  67. rt_interrupt_enter();
  68. if ((ald_uart_get_mask_flag_status(&uart1.huart, UART_IF_RFTH)) != RESET)
  69. {
  70. ald_uart_clear_flag_status(&uart1.huart, UART_IF_RFTH);
  71. rt_hw_serial_isr(&serial1, RT_SERIAL_EVENT_RX_IND);
  72. }
  73. /* leave interrupt */
  74. rt_interrupt_leave();
  75. }
  76. #endif /* BSP_USING_UART1 */
  77. #ifdef BSP_USING_UART2
  78. /* UART2 device driver structure */
  79. struct es32_uart uart2 =
  80. {
  81. {UART2},
  82. UART2_IRQn
  83. };
  84. struct rt_serial_device serial2;
  85. void UART2_Handler(void)
  86. {
  87. /* enter interrupt */
  88. rt_interrupt_enter();
  89. if ((ald_uart_get_mask_flag_status(&uart2.huart, UART_IF_RFTH)) != RESET)
  90. {
  91. ald_uart_clear_flag_status(&uart2.huart, UART_IF_RFTH);
  92. rt_hw_serial_isr(&serial2, RT_SERIAL_EVENT_RX_IND);
  93. }
  94. /* leave interrupt */
  95. rt_interrupt_leave();
  96. }
  97. #endif /* BSP_USING_UART2 */
  98. #ifdef BSP_USING_UART3
  99. /* UART3 device driver structure */
  100. struct es32_uart uart3 =
  101. {
  102. {UART3},
  103. UART3_IRQn
  104. };
  105. struct rt_serial_device serial3;
  106. void UART3_Handler(void)
  107. {
  108. /* enter interrupt */
  109. rt_interrupt_enter();
  110. if ((ald_uart_get_mask_flag_status(&uart3.huart, UART_IF_RFTH)) != RESET)
  111. {
  112. ald_uart_clear_flag_status(&uart3.huart, UART_IF_RFTH);
  113. rt_hw_serial_isr(&serial3, RT_SERIAL_EVENT_RX_IND);
  114. }
  115. /* leave interrupt */
  116. rt_interrupt_leave();
  117. }
  118. #endif /* BSP_USING_UART3 */
  119. #ifdef BSP_USING_UART4
  120. /* UART4 device driver structure */
  121. struct es32_uart uart4 =
  122. {
  123. {UART4},
  124. UART4_IRQn
  125. };
  126. struct rt_serial_device serial4;
  127. void UART4_Handler(void)
  128. {
  129. /* enter interrupt */
  130. rt_interrupt_enter();
  131. if ((ald_uart_get_mask_flag_status(&uart4.huart, UART_IF_RFTH)) != RESET)
  132. {
  133. ald_uart_clear_flag_status(&uart4.huart, UART_IF_RFTH);
  134. rt_hw_serial_isr(&serial4, RT_SERIAL_EVENT_RX_IND);
  135. }
  136. /* leave interrupt */
  137. rt_interrupt_leave();
  138. }
  139. #endif /* BSP_USING_UART4 */
  140. #ifdef BSP_USING_UART5
  141. /* UART5 device driver structure */
  142. struct es32_uart uart5 =
  143. {
  144. {UART5},
  145. UART5_IRQn
  146. };
  147. struct rt_serial_device serial5;
  148. void UART5_Handler(void)
  149. {
  150. /* enter interrupt */
  151. rt_interrupt_enter();
  152. if ((ald_uart_get_mask_flag_status(&uart5.huart, UART_IF_RFTH)) != RESET)
  153. {
  154. ald_uart_clear_flag_status(&uart5.huart, UART_IF_RFTH);
  155. rt_hw_serial_isr(&serial5, RT_SERIAL_EVENT_RX_IND);
  156. }
  157. /* leave interrupt */
  158. rt_interrupt_leave();
  159. }
  160. #endif /* BSP_USING_UART5 */
  161. static rt_err_t es32f3x_configure(struct rt_serial_device *serial, struct serial_configure *cfg)
  162. {
  163. gpio_init_t gpio_initstructure;
  164. struct es32_uart *uart;
  165. RT_ASSERT(serial != RT_NULL);
  166. RT_ASSERT(cfg != RT_NULL);
  167. uart = (struct es32_uart *)serial->parent.user_data;
  168. /* Initialize tx pin */
  169. gpio_initstructure.mode = GPIO_MODE_OUTPUT;
  170. gpio_initstructure.odos = GPIO_PUSH_PULL;
  171. gpio_initstructure.pupd = GPIO_PUSH_UP;
  172. gpio_initstructure.podrv = GPIO_OUT_DRIVE_6;
  173. gpio_initstructure.nodrv = GPIO_OUT_DRIVE_6;
  174. gpio_initstructure.flt = GPIO_FILTER_DISABLE;
  175. gpio_initstructure.type = GPIO_TYPE_TTL;
  176. #ifdef BSP_USING_UART0
  177. if(uart == (&uart0))
  178. {
  179. #if defined(ES_UART0_TX_GPIO_FUNC)&&defined(ES_UART0_TX_GPIO_PORT)&&defined(ES_UART0_TX_GPIO_PIN)
  180. gpio_initstructure.func = ES_UART0_TX_GPIO_FUNC;
  181. ald_gpio_init(ES_UART0_TX_GPIO_PORT, ES_UART0_TX_GPIO_PIN, &gpio_initstructure);
  182. #endif
  183. #if defined(ES_UART0_RX_GPIO_FUNC)&&defined(ES_UART0_RX_GPIO_PORT)&&defined(ES_UART0_RX_GPIO_PIN)
  184. /* Initialize rx pin ,the same as txpin except mode */
  185. gpio_initstructure.mode = GPIO_MODE_INPUT;
  186. gpio_initstructure.func = ES_UART0_RX_GPIO_FUNC;
  187. ald_gpio_init(ES_UART0_RX_GPIO_PORT, ES_UART0_RX_GPIO_PIN, &gpio_initstructure);
  188. #endif
  189. ald_cmu_perh_clock_config(CMU_PERH_UART0, ENABLE);
  190. }
  191. #endif /* uart0 gpio init */
  192. #ifdef BSP_USING_UART1
  193. if(uart == (&uart1))
  194. {
  195. #if defined(ES_UART1_TX_GPIO_FUNC)&&defined(ES_UART1_TX_GPIO_PORT)&&defined(ES_UART1_TX_GPIO_PIN)
  196. gpio_initstructure.func = ES_UART1_TX_GPIO_FUNC;
  197. ald_gpio_init(ES_UART1_TX_GPIO_PORT, ES_UART1_TX_GPIO_PIN, &gpio_initstructure);
  198. #endif
  199. #if defined(ES_UART1_RX_GPIO_FUNC)&&defined(ES_UART1_RX_GPIO_PORT)&&defined(ES_UART1_RX_GPIO_PIN)
  200. /* Initialize rx pin ,the same as txpin except mode */
  201. gpio_initstructure.mode = GPIO_MODE_INPUT;
  202. gpio_initstructure.func = ES_UART1_RX_GPIO_FUNC;
  203. ald_gpio_init(ES_UART1_RX_GPIO_PORT, ES_UART1_RX_GPIO_PIN, &gpio_initstructure);
  204. #endif
  205. ald_cmu_perh_clock_config(CMU_PERH_UART1, ENABLE);
  206. }
  207. #endif /* uart1 gpio init */
  208. #ifdef BSP_USING_UART2
  209. if(uart == (&uart2))
  210. {
  211. #if defined(ES_UART2_TX_GPIO_FUNC)&&defined(ES_UART2_TX_GPIO_PORT)&&defined(ES_UART2_TX_GPIO_PIN)
  212. gpio_initstructure.func = ES_UART2_TX_GPIO_FUNC;
  213. ald_gpio_init(ES_UART2_TX_GPIO_PORT, ES_UART2_TX_GPIO_PIN, &gpio_initstructure);
  214. #endif
  215. #if defined(ES_UART2_RX_GPIO_FUNC)&&defined(ES_UART2_RX_GPIO_PORT)&&defined(ES_UART2_RX_GPIO_PIN)
  216. /* Initialize rx pin ,the same as txpin except mode */
  217. gpio_initstructure.mode = GPIO_MODE_INPUT;
  218. gpio_initstructure.func = ES_UART2_RX_GPIO_FUNC;
  219. ald_gpio_init(ES_UART2_RX_GPIO_PORT, ES_UART2_RX_GPIO_PIN, &gpio_initstructure);
  220. #endif
  221. ald_cmu_perh_clock_config(CMU_PERH_UART2, ENABLE);
  222. }
  223. #endif /* uart2 gpio init */
  224. #ifdef BSP_USING_UART3
  225. if(uart == (&uart3))
  226. {
  227. #if defined(ES_UART3_TX_GPIO_FUNC)&&defined(ES_UART3_TX_GPIO_PORT)&&defined(ES_UART3_TX_GPIO_PIN)
  228. gpio_initstructure.func = ES_UART3_TX_GPIO_FUNC;
  229. ald_gpio_init(ES_UART3_TX_GPIO_PORT, ES_UART3_TX_GPIO_PIN, &gpio_initstructure);
  230. #endif
  231. #if defined(ES_UART3_RX_GPIO_FUNC)&&defined(ES_UART3_RX_GPIO_PORT)&&defined(ES_UART3_RX_GPIO_PIN)
  232. /* Initialize rx pin ,the same as txpin except mode */
  233. gpio_initstructure.mode = GPIO_MODE_INPUT;
  234. gpio_initstructure.func = ES_UART3_RX_GPIO_FUNC;
  235. ald_gpio_init(ES_UART3_RX_GPIO_PORT, ES_UART3_RX_GPIO_PIN, &gpio_initstructure);
  236. #endif
  237. ald_cmu_perh_clock_config(CMU_PERH_UART3, ENABLE);
  238. }
  239. #endif /* uart3 gpio init */
  240. #ifdef BSP_USING_UART4
  241. if(uart == (&uart4))
  242. {
  243. #if defined(ES_UART4_TX_GPIO_FUNC)&&defined(ES_UART4_TX_GPIO_PORT)&&defined(ES_UART4_TX_GPIO_PIN)
  244. gpio_initstructure.func = ES_UART4_TX_GPIO_FUNC;
  245. ald_gpio_init(ES_UART4_TX_GPIO_PORT, ES_UART4_TX_GPIO_PIN, &gpio_initstructure);
  246. #endif
  247. #if defined(ES_UART4_RX_GPIO_FUNC)&&defined(ES_UART4_RX_GPIO_PORT)&&defined(ES_UART4_RX_GPIO_PIN)
  248. /* Initialize rx pin ,the same as txpin except mode */
  249. gpio_initstructure.mode = GPIO_MODE_INPUT;
  250. gpio_initstructure.func = ES_UART4_RX_GPIO_FUNC;
  251. ald_gpio_init(ES_UART4_RX_GPIO_PORT, ES_UART4_RX_GPIO_PIN, &gpio_initstructure);
  252. #endif
  253. ald_cmu_perh_clock_config(CMU_PERH_UART4, ENABLE);
  254. }
  255. #endif /* uart4 gpio init */
  256. #ifdef BSP_USING_UART5
  257. if(uart == (&uart5))
  258. {
  259. #if defined(ES_UART5_TX_GPIO_FUNC)&&defined(ES_UART5_TX_GPIO_PORT)&&defined(ES_UART5_TX_GPIO_PIN)
  260. gpio_initstructure.func = ES_UART5_TX_GPIO_FUNC;
  261. ald_gpio_init(ES_UART5_TX_GPIO_PORT, ES_UART5_TX_GPIO_PIN, &gpio_initstructure);
  262. #endif
  263. #if defined(ES_UART5_RX_GPIO_FUNC)&&defined(ES_UART5_RX_GPIO_PORT)&&defined(ES_UART5_RX_GPIO_PIN)
  264. /* Initialize rx pin ,the same as txpin except mode */
  265. gpio_initstructure.mode = GPIO_MODE_INPUT;
  266. gpio_initstructure.func = ES_UART5_RX_GPIO_FUNC;
  267. ald_gpio_init(ES_UART5_RX_GPIO_PORT, ES_UART5_RX_GPIO_PIN, &gpio_initstructure);
  268. #endif
  269. ald_cmu_perh_clock_config(CMU_PERH_UART5, ENABLE);
  270. }
  271. #endif /* uart5 gpio init */
  272. ald_uart_tx_fifo_config(&uart->huart, UART_TXFIFO_EMPTY);
  273. ald_uart_rx_fifo_config(&uart->huart, UART_RXFIFO_1BYTE);
  274. uart->huart.init.mode = UART_MODE_UART;
  275. uart->huart.init.baud = cfg->baud_rate;
  276. uart->huart.init.word_length = (uart_word_length_t)(8 - cfg->data_bits);
  277. uart->huart.init.parity = (uart_parity_t)(cfg->parity == PARITY_EVEN ? UART_PARITY_EVEN : cfg->parity);
  278. uart->huart.init.fctl = UART_HW_FLOW_CTL_DISABLE;
  279. uart->huart.init.stop_bits = UART_STOP_BITS_1;
  280. ald_uart_init(&uart->huart);
  281. if (cfg->bit_order == BIT_ORDER_MSB)
  282. {
  283. UART_MSB_FIRST_ENABLE(&uart->huart);
  284. }
  285. else
  286. {
  287. UART_MSB_FIRST_DISABLE(&uart->huart);
  288. }
  289. if (cfg->invert == NRZ_INVERTED)
  290. {
  291. UART_DATA_INV_ENABLE(&uart->huart);
  292. }
  293. else
  294. {
  295. UART_DATA_INV_DISABLE(&uart->huart);
  296. }
  297. return RT_EOK;
  298. }
  299. static rt_err_t es32f3x_control(struct rt_serial_device *serial, int cmd, void *arg)
  300. {
  301. struct es32_uart *uart;
  302. RT_ASSERT(serial != RT_NULL);
  303. uart = (struct es32_uart *)serial->parent.user_data;
  304. switch (cmd)
  305. {
  306. case RT_DEVICE_CTRL_CLR_INT:
  307. /* disable rx irq */
  308. NVIC_DisableIRQ(uart->irq);
  309. /* disable interrupt */
  310. ald_uart_interrupt_config(&uart->huart, UART_IT_RFTH, DISABLE);
  311. break;
  312. case RT_DEVICE_CTRL_SET_INT:
  313. /* enable rx irq */
  314. NVIC_EnableIRQ(uart->irq);
  315. /* enable interrupt */
  316. ald_uart_interrupt_config(&uart->huart, UART_IT_RFTH, ENABLE);
  317. break;
  318. }
  319. return RT_EOK;
  320. }
  321. static int es32f3x_putc(struct rt_serial_device *serial, char c)
  322. {
  323. struct es32_uart *uart;
  324. RT_ASSERT(serial != RT_NULL);
  325. uart = (struct es32_uart *)serial->parent.user_data;
  326. while (ald_uart_get_status(&uart->huart, UART_STATUS_TFEMPTY) == RESET)
  327. ;
  328. WRITE_REG(uart->huart.perh->TXBUF, c);
  329. return 1;
  330. }
  331. static int es32f3x_getc(struct rt_serial_device *serial)
  332. {
  333. int ch = -1;
  334. struct es32_uart *uart;
  335. RT_ASSERT(serial != RT_NULL);
  336. uart = (struct es32_uart *)serial->parent.user_data;
  337. if (ald_uart_get_status(&uart->huart, UART_STATUS_RFTH))
  338. {
  339. ch = (uint8_t)(uart->huart.perh->RXBUF & 0xFF);
  340. }
  341. return ch;
  342. }
  343. static const struct rt_uart_ops es32f3x_uart_ops =
  344. {
  345. es32f3x_configure,
  346. es32f3x_control,
  347. es32f3x_putc,
  348. es32f3x_getc,
  349. };
  350. int rt_hw_uart_init(void)
  351. {
  352. struct es32_uart *uart;
  353. #ifdef BSP_USING_UART0
  354. uart = &uart0;
  355. serial0.ops = &es32f3x_uart_ops;
  356. serial0.config = (struct serial_configure)ES_UART0_CONFIG;
  357. /* register UART0 device */
  358. rt_hw_serial_register(&serial0, ES_DEVICE_NAME_UART0,
  359. RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX,
  360. uart);
  361. #endif /* BSP_USING_UART0 */
  362. #ifdef BSP_USING_UART1
  363. uart = &uart1;
  364. serial1.ops = &es32f3x_uart_ops;
  365. serial1.config = (struct serial_configure)ES_UART1_CONFIG;
  366. /* register UART1 device */
  367. rt_hw_serial_register(&serial1, ES_DEVICE_NAME_UART1,
  368. RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX,
  369. uart);
  370. #endif /* BSP_USING_UART1 */
  371. #ifdef BSP_USING_UART2
  372. uart = &uart2;
  373. serial2.ops = &es32f3x_uart_ops;
  374. serial2.config = (struct serial_configure)ES_UART2_CONFIG;
  375. /* register UART2 device */
  376. rt_hw_serial_register(&serial2, ES_DEVICE_NAME_UART2,
  377. RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX,
  378. uart);
  379. #endif /* BSP_USING_UART2 */
  380. #ifdef BSP_USING_UART3
  381. uart = &uart3;
  382. serial3.ops = &es32f3x_uart_ops;
  383. serial3.config = (struct serial_configure)ES_UART3_CONFIG;
  384. /* register UART3 device */
  385. rt_hw_serial_register(&serial3, ES_DEVICE_NAME_UART3,
  386. RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX,
  387. uart);
  388. #endif /* BSP_USING_UART3 */
  389. #ifdef BSP_USING_UART4
  390. uart = &uart4;
  391. serial4.ops = &es32f3x_uart_ops;
  392. serial4.config = (struct serial_configure)ES_UART4_CONFIG;
  393. /* register UART4 device */
  394. rt_hw_serial_register(&serial4, ES_DEVICE_NAME_UART4,
  395. RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX,
  396. uart);
  397. #endif /* BSP_USING_UART4 */
  398. #ifdef BSP_USING_UART5
  399. uart = &uart5;
  400. serial5.ops = &es32f3x_uart_ops;
  401. serial5.config = (struct serial_configure)ES_UART5_CONFIG;
  402. /* register UART5 device */
  403. rt_hw_serial_register(&serial5, ES_DEVICE_NAME_UART5,
  404. RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX,
  405. uart);
  406. #endif /* BSP_USING_UART5 */
  407. return 0;
  408. }
  409. INIT_BOARD_EXPORT(rt_hw_uart_init);
  410. #endif