CMSIS-Driver: SAI Controls

| CMSIS-Driver Version 2.8.0 Peripheral Interface for Middleware and Application Code

- Main Page
- Usage and Description
- Reference

All Data Structures Files Functions Variables Typedefs Enumerations Enumerator Macros Groups Pages
Macros
SAI Controls
SAI Control Codes

Specifies controls. More...

## Macros

#define | ARM_SAI_CONFIGURE_TX (0x01UL)
| Configure Transmitter; arg1 and arg2 provide additional configuration. More...
#define | ARM_SAI_CONFIGURE_RX (0x02UL)
| Configure Receiver; arg1 and arg2 provide additional configuration. More...
#define | ARM_SAI_CONTROL_TX (0x03UL)
| Control Transmitter; arg1.0: 0=disable (default), 1=enable; arg1.1: mute. More...
#define | ARM_SAI_CONTROL_RX (0x04UL)
| Control Receiver; arg1.0: 0=disable (default), 1=enable. More...
#define | ARM_SAI_MASK_SLOTS_TX (0x05UL)
| Mask Transmitter slots; arg1 = mask (bit: 0=active, 1=inactive); all configured slots are active by default. More...
#define | ARM_SAI_MASK_SLOTS_RX (0x06UL)
| Mask Receiver slots; arg1 = mask (bit: 0=active, 1=inactive); all configured slots are active by default. More...
#define | ARM_SAI_ABORT_SEND (0x07UL)
| Abort ARM_SAI_Send. More...
#define | ARM_SAI_ABORT_RECEIVE (0x08UL)
| Abort ARM_SAI_Receive. More...

## Description

Specifies controls.

## Macro Definition Documentation

#define ARM_SAI_CONFIGURE_TX (0x01UL)

Configure Transmitter; arg1 and arg2 provide additional configuration.

See Also
  ARM_SAI_Control

#define ARM_SAI_CONFIGURE_RX (0x02UL)

Configure Receiver; arg1 and arg2 provide additional configuration.

See Also
  ARM_SAI_Control

#define ARM_SAI_CONTROL_TX (0x03UL)

Control Transmitter; arg1.0: 0=disable (default), 1=enable; arg1.1: mute.

See Also
  ARM_SAI_Control; ARM_SAI_Send

#define ARM_SAI_CONTROL_RX (0x04UL)

Control Receiver; arg1.0: 0=disable (default), 1=enable.

See Also
  ARM_SAI_Control; ARM_SAI_Receive

#define ARM_SAI_MASK_SLOTS_TX (0x05UL)

Mask Transmitter slots; arg1 = mask (bit: 0=active, 1=inactive); all configured slots are active by default.

See Also
  ARM_SAI_Control; ARM_SAI_Send

#define ARM_SAI_MASK_SLOTS_RX (0x06UL)

Mask Receiver slots; arg1 = mask (bit: 0=active, 1=inactive); all configured slots are active by default.

See Also
  ARM_SAI_Control; ARM_SAI_Receive

#define ARM_SAI_ABORT_SEND (0x07UL)

Abort ARM_SAI_Send.

See Also
  ARM_SAI_Control; ARM_SAI_Send

#define ARM_SAI_ABORT_RECEIVE (0x08UL)

Abort ARM_SAI_Receive.

See Also
  ARM_SAI_Control; ARM_SAI_Receive