CV_Config.h 2.6 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485
  1. /*-----------------------------------------------------------------------------
  2. * Name: CV_Config.h
  3. * Purpose: CV Config header
  4. *----------------------------------------------------------------------------
  5. * Copyright (c) 2017 ARM Limited. All rights reserved.
  6. *----------------------------------------------------------------------------*/
  7. #ifndef __CV_CONFIG_H
  8. #define __CV_CONFIG_H
  9. #include "RTE_Components.h"
  10. #include CMSIS_device_header
  11. //-------- <<< Use Configuration Wizard in Context Menu >>> --------------------
  12. // <h> Common Test Settings
  13. // <o> Print Output Format <0=> Plain Text <1=> XML
  14. // <i> Set the test results output format to plain text or XML
  15. #ifndef PRINT_XML_REPORT
  16. #define PRINT_XML_REPORT 0
  17. #endif
  18. // <o> Buffer size for assertions results
  19. // <i> Set the buffer size for assertions results buffer
  20. #define BUFFER_ASSERTIONS 128U
  21. // </h>
  22. // <h> Disable Test Cases
  23. // <i> Uncheck to disable an individual test case
  24. // <q00> TC_CoreInstr_NOP
  25. // <q01> TC_CoreInstr_REV
  26. // <q02> TC_CoreInstr_REV16
  27. // <q03> TC_CoreInstr_REVSH
  28. // <q04> TC_CoreInstr_ROR
  29. // <q05> TC_CoreInstr_RBIT
  30. // <q06> TC_CoreInstr_CLZ
  31. // <q07> TC_CoreInstr_SSAT
  32. // <q08> TC_CoreInstr_USAT
  33. //
  34. // <q09> TC_CoreFunc_EnDisIRQ
  35. // <q10> TC_CoreFunc_Control
  36. // <q11> TC_CoreFunc_IPSR
  37. // <q12> TC_CoreFunc_APSR
  38. // <q13> TC_CoreFunc_PSP
  39. // <q14> TC_CoreFunc_MSP
  40. // <q13> TC_CoreFunc_PSPLIM
  41. // <q14> TC_CoreFunc_PSPLIM_NS
  42. // <q15> TC_CoreFunc_MSPLIM
  43. // <q16> TC_CoreFunc_MSPLIM_NS
  44. // <q17> TC_CoreFunc_PRIMASK
  45. // <q18> TC_CoreFunc_FAULTMASK
  46. // <q19> TC_CoreFunc_BASEPRI
  47. // <q20> TC_CoreFunc_FPSCR
  48. //
  49. // <q21> TC_MPU_SetClear
  50. // <q22> TC_MPU_Load
  51. #define TC_COREINSTR_NOP_EN 1
  52. #define TC_COREINSTR_REV_EN 1
  53. #define TC_COREINSTR_REV16_EN 1
  54. #define TC_COREINSTR_REVSH_EN 1
  55. #define TC_COREINSTR_ROR_EN 1
  56. #define TC_COREINSTR_RBIT_EN 1
  57. #define TC_COREINSTR_CLZ_EN 1
  58. #define TC_COREINSTR_SSAT_EN 1
  59. #define TC_COREINSTR_USAT_EN 1
  60. #define TC_COREFUNC_ENDISIRQ_EN 1
  61. #define TC_COREFUNC_CONTROL_EN 1
  62. #define TC_COREFUNC_IPSR_EN 1
  63. #define TC_COREFUNC_APSR_EN 1
  64. #define TC_COREFUNC_PSP_EN 1
  65. #define TC_COREFUNC_MSP_EN 1
  66. #define TC_COREFUNC_PSPLIM_EN 1
  67. #define TC_COREFUNC_PSPLIM_NS_EN 1
  68. #define TC_COREFUNC_MSPLIM_EN 1
  69. #define TC_COREFUNC_MSPLIM_NS_EN 1
  70. #define TC_COREFUNC_PRIMASK_EN 1
  71. #define TC_COREFUNC_FAULTMASK_EN 1
  72. #define TC_COREFUNC_BASEPRI_EN 1
  73. #define TC_COREFUNC_FPSCR_EN 1
  74. #define TC_MPU_SETCLEAR_EN 1
  75. #define TC_MPU_LOAD_EN 1
  76. // </h>
  77. #endif /* __CV_CONFIG_H */