Driver__SPI_8h.html 47 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537
  1. <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
  2. <html xmlns="http://www.w3.org/1999/xhtml">
  3. <head>
  4. <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
  5. <meta http-equiv="X-UA-Compatible" content="IE=9"/>
  6. <title>Driver_SPI.h File Reference</title>
  7. <title>CMSIS-Driver: Driver_SPI.h File Reference</title>
  8. <link href="tabs.css" rel="stylesheet" type="text/css"/>
  9. <link href="cmsis.css" rel="stylesheet" type="text/css" />
  10. <script type="text/javascript" src="jquery.js"></script>
  11. <script type="text/javascript" src="dynsections.js"></script>
  12. <script type="text/javascript" src="printComponentTabs.js"></script>
  13. <link href="navtree.css" rel="stylesheet" type="text/css"/>
  14. <script type="text/javascript" src="resize.js"></script>
  15. <script type="text/javascript" src="navtree.js"></script>
  16. <script type="text/javascript">
  17. $(document).ready(initResizable);
  18. $(window).load(resizeHeight);
  19. </script>
  20. <link href="search/search.css" rel="stylesheet" type="text/css"/>
  21. <script type="text/javascript" src="search/search.js"></script>
  22. <script type="text/javascript">
  23. $(document).ready(function() { searchBox.OnSelectItem(0); });
  24. </script>
  25. </head>
  26. <body>
  27. <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
  28. <div id="titlearea">
  29. <table cellspacing="0" cellpadding="0">
  30. <tbody>
  31. <tr style="height: 46px;">
  32. <td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
  33. <td style="padding-left: 0.5em;">
  34. <div id="projectname">CMSIS-Driver
  35. &#160;<span id="projectnumber">Version 2.8.0</span>
  36. </div>
  37. <div id="projectbrief">Peripheral Interface for Middleware and Application Code</div>
  38. </td>
  39. </tr>
  40. </tbody>
  41. </table>
  42. </div>
  43. <!-- end header part -->
  44. <div id="CMSISnav" class="tabs1">
  45. <ul class="tablist">
  46. <script type="text/javascript">
  47. <!--
  48. writeComponentTabs.call(this);
  49. //-->
  50. </script>
  51. </ul>
  52. </div>
  53. <!-- Generated by Doxygen 1.8.6 -->
  54. <script type="text/javascript">
  55. var searchBox = new SearchBox("searchBox", "search",false,'Search');
  56. </script>
  57. <div id="navrow1" class="tabs">
  58. <ul class="tablist">
  59. <li><a href="index.html"><span>Main&#160;Page</span></a></li>
  60. <li><a href="pages.html"><span>Usage&#160;and&#160;Description</span></a></li>
  61. <li><a href="modules.html"><span>Reference</span></a></li>
  62. <li>
  63. <div id="MSearchBox" class="MSearchBoxInactive">
  64. <span class="left">
  65. <img id="MSearchSelect" src="search/mag_sel.png"
  66. onmouseover="return searchBox.OnSearchSelectShow()"
  67. onmouseout="return searchBox.OnSearchSelectHide()"
  68. alt=""/>
  69. <input type="text" id="MSearchField" value="Search" accesskey="S"
  70. onfocus="searchBox.OnSearchFieldFocus(true)"
  71. onblur="searchBox.OnSearchFieldFocus(false)"
  72. onkeyup="searchBox.OnSearchFieldChange(event)"/>
  73. </span><span class="right">
  74. <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
  75. </span>
  76. </div>
  77. </li>
  78. </ul>
  79. </div>
  80. </div><!-- top -->
  81. <div id="side-nav" class="ui-resizable side-nav-resizable">
  82. <div id="nav-tree">
  83. <div id="nav-tree-contents">
  84. <div id="nav-sync" class="sync"></div>
  85. </div>
  86. </div>
  87. <div id="splitbar" style="-moz-user-select:none;"
  88. class="ui-resizable-handle">
  89. </div>
  90. </div>
  91. <script type="text/javascript">
  92. $(document).ready(function(){initNavTree('Driver__SPI_8h.html','');});
  93. </script>
  94. <div id="doc-content">
  95. <!-- window showing the filter options -->
  96. <div id="MSearchSelectWindow"
  97. onmouseover="return searchBox.OnSearchSelectShow()"
  98. onmouseout="return searchBox.OnSearchSelectHide()"
  99. onkeydown="return searchBox.OnSearchSelectKey(event)">
  100. <a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>
  101. <!-- iframe showing the search results (closed by default) -->
  102. <div id="MSearchResultsWindow">
  103. <iframe src="javascript:void(0)" frameborder="0"
  104. name="MSearchResults" id="MSearchResults">
  105. </iframe>
  106. </div>
  107. <div class="header">
  108. <div class="summary">
  109. <a href="#nested-classes">Data Structures</a> &#124;
  110. <a href="#define-members">Macros</a> &#124;
  111. <a href="#typedef-members">Typedefs</a> </div>
  112. <div class="headertitle">
  113. <div class="title">Driver_SPI.h File Reference</div> </div>
  114. </div><!--header-->
  115. <div class="contents">
  116. <table class="memberdecls">
  117. <tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
  118. Data Structures</h2></td></tr>
  119. <tr class="memitem:structARM__SPI__STATUS"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__interface__gr.html#structARM__SPI__STATUS">ARM_SPI_STATUS</a></td></tr>
  120. <tr class="memdesc:structARM__SPI__STATUS"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Status. <a href="group__spi__interface__gr.html#structARM__SPI__STATUS">More...</a><br/></td></tr>
  121. <tr class="separator:structARM__SPI__STATUS"><td class="memSeparator" colspan="2">&#160;</td></tr>
  122. <tr class="memitem:structARM__SPI__CAPABILITIES"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__interface__gr.html#structARM__SPI__CAPABILITIES">ARM_SPI_CAPABILITIES</a></td></tr>
  123. <tr class="memdesc:structARM__SPI__CAPABILITIES"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Driver Capabilities. <a href="group__spi__interface__gr.html#structARM__SPI__CAPABILITIES">More...</a><br/></td></tr>
  124. <tr class="separator:structARM__SPI__CAPABILITIES"><td class="memSeparator" colspan="2">&#160;</td></tr>
  125. <tr class="memitem:structARM__DRIVER__SPI"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__interface__gr.html#structARM__DRIVER__SPI">ARM_DRIVER_SPI</a></td></tr>
  126. <tr class="memdesc:structARM__DRIVER__SPI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access structure of the SPI Driver. <a href="group__spi__interface__gr.html#structARM__DRIVER__SPI">More...</a><br/></td></tr>
  127. <tr class="separator:structARM__DRIVER__SPI"><td class="memSeparator" colspan="2">&#160;</td></tr>
  128. </table><table class="memberdecls">
  129. <tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
  130. Macros</h2></td></tr>
  131. <tr class="memitem:acf1275c15e53a573d7db89da66839d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__SPI_8h.html#acf1275c15e53a573d7db89da66839d97">ARM_SPI_API_VERSION</a>&#160;&#160;&#160;<a class="el" href="Driver__Common_8h.html#a43c7ca1eb0786d818624246c09932a74">ARM_DRIVER_VERSION_MAJOR_MINOR</a>(2,3) /* API version */</td></tr>
  132. <tr class="separator:acf1275c15e53a573d7db89da66839d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
  133. <tr class="memitem:a89036eeadb29e03bdb57939ea49b6520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__SPI_8h.html#a89036eeadb29e03bdb57939ea49b6520">_ARM_Driver_SPI_</a>(n)&#160;&#160;&#160;Driver_SPI##n</td></tr>
  134. <tr class="separator:a89036eeadb29e03bdb57939ea49b6520"><td class="memSeparator" colspan="2">&#160;</td></tr>
  135. <tr class="memitem:a0c6a745fcc8fbe2bb37f3bf6170f2e80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__SPI_8h.html#a0c6a745fcc8fbe2bb37f3bf6170f2e80">ARM_Driver_SPI_</a>(n)&#160;&#160;&#160;<a class="el" href="Driver__SPI_8h.html#a89036eeadb29e03bdb57939ea49b6520">_ARM_Driver_SPI_</a>(n)</td></tr>
  136. <tr class="separator:a0c6a745fcc8fbe2bb37f3bf6170f2e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
  137. <tr class="memitem:a129dc5d38b4ba2c776c0b90aecf12a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__SPI_8h.html#a129dc5d38b4ba2c776c0b90aecf12a63">ARM_SPI_CONTROL_Pos</a>&#160;&#160;&#160;0</td></tr>
  138. <tr class="separator:a129dc5d38b4ba2c776c0b90aecf12a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
  139. <tr class="memitem:a646c834efef12377b372ea546459315b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__SPI_8h.html#a646c834efef12377b372ea546459315b">ARM_SPI_CONTROL_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; ARM_SPI_CONTROL_Pos)</td></tr>
  140. <tr class="separator:a646c834efef12377b372ea546459315b"><td class="memSeparator" colspan="2">&#160;</td></tr>
  141. <tr class="memitem:ga974e3d7c178b76b0540d7644b977bff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__mode__ctrls.html#ga974e3d7c178b76b0540d7644b977bff3">ARM_SPI_MODE_INACTIVE</a>&#160;&#160;&#160;(0x00UL &lt;&lt; ARM_SPI_CONTROL_Pos)</td></tr>
  142. <tr class="memdesc:ga974e3d7c178b76b0540d7644b977bff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Inactive. <a href="group__spi__mode__ctrls.html#ga974e3d7c178b76b0540d7644b977bff3">More...</a><br/></td></tr>
  143. <tr class="separator:ga974e3d7c178b76b0540d7644b977bff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
  144. <tr class="memitem:ga3143ef07c1607b9bc57e29df35cf2fa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__mode__ctrls.html#ga3143ef07c1607b9bc57e29df35cf2fa8">ARM_SPI_MODE_MASTER</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ARM_SPI_CONTROL_Pos)</td></tr>
  145. <tr class="memdesc:ga3143ef07c1607b9bc57e29df35cf2fa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Master (Output on MOSI, Input on MISO); arg = Bus Speed in bps. <a href="group__spi__mode__ctrls.html#ga3143ef07c1607b9bc57e29df35cf2fa8">More...</a><br/></td></tr>
  146. <tr class="separator:ga3143ef07c1607b9bc57e29df35cf2fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
  147. <tr class="memitem:ga382b394c5e68f7d1206b837843732a3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__mode__ctrls.html#ga382b394c5e68f7d1206b837843732a3e">ARM_SPI_MODE_SLAVE</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ARM_SPI_CONTROL_Pos)</td></tr>
  148. <tr class="memdesc:ga382b394c5e68f7d1206b837843732a3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Slave (Output on MISO, Input on MOSI) <a href="group__spi__mode__ctrls.html#ga382b394c5e68f7d1206b837843732a3e">More...</a><br/></td></tr>
  149. <tr class="separator:ga382b394c5e68f7d1206b837843732a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
  150. <tr class="memitem:af34d849c7cde1151a768887f154e19bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__SPI_8h.html#af34d849c7cde1151a768887f154e19bd">ARM_SPI_MODE_MASTER_SIMPLEX</a>&#160;&#160;&#160;(0x03UL &lt;&lt; ARM_SPI_CONTROL_Pos)</td></tr>
  151. <tr class="memdesc:af34d849c7cde1151a768887f154e19bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Master (Output/Input on MOSI); arg = Bus Speed in bps. <a href="#af34d849c7cde1151a768887f154e19bd">More...</a><br/></td></tr>
  152. <tr class="separator:af34d849c7cde1151a768887f154e19bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
  153. <tr class="memitem:a9b113d8b336047e1c22f73ad44851fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__SPI_8h.html#a9b113d8b336047e1c22f73ad44851fdf">ARM_SPI_MODE_SLAVE_SIMPLEX</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ARM_SPI_CONTROL_Pos)</td></tr>
  154. <tr class="memdesc:a9b113d8b336047e1c22f73ad44851fdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Slave (Output/Input on MISO) <a href="#a9b113d8b336047e1c22f73ad44851fdf">More...</a><br/></td></tr>
  155. <tr class="separator:a9b113d8b336047e1c22f73ad44851fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
  156. <tr class="memitem:ac47e4ed093d8c054021121f89c64023e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__SPI_8h.html#ac47e4ed093d8c054021121f89c64023e">ARM_SPI_FRAME_FORMAT_Pos</a>&#160;&#160;&#160;8</td></tr>
  157. <tr class="separator:ac47e4ed093d8c054021121f89c64023e"><td class="memSeparator" colspan="2">&#160;</td></tr>
  158. <tr class="memitem:af459192fe14b4b725816fa0029149298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__SPI_8h.html#af459192fe14b4b725816fa0029149298">ARM_SPI_FRAME_FORMAT_Msk</a>&#160;&#160;&#160;(7UL &lt;&lt; ARM_SPI_FRAME_FORMAT_Pos)</td></tr>
  159. <tr class="separator:af459192fe14b4b725816fa0029149298"><td class="memSeparator" colspan="2">&#160;</td></tr>
  160. <tr class="memitem:gab4ac9a609c078d1e8332cf95da34e50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__frame__format__ctrls.html#gab4ac9a609c078d1e8332cf95da34e50e">ARM_SPI_CPOL0_CPHA0</a>&#160;&#160;&#160;(0UL &lt;&lt; ARM_SPI_FRAME_FORMAT_Pos)</td></tr>
  161. <tr class="memdesc:gab4ac9a609c078d1e8332cf95da34e50e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Polarity 0, Clock Phase 0 (default) <a href="group__spi__frame__format__ctrls.html#gab4ac9a609c078d1e8332cf95da34e50e">More...</a><br/></td></tr>
  162. <tr class="separator:gab4ac9a609c078d1e8332cf95da34e50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
  163. <tr class="memitem:ga5498eb08c2ba8de2e1c2801428e79d71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__frame__format__ctrls.html#ga5498eb08c2ba8de2e1c2801428e79d71">ARM_SPI_CPOL0_CPHA1</a>&#160;&#160;&#160;(1UL &lt;&lt; ARM_SPI_FRAME_FORMAT_Pos)</td></tr>
  164. <tr class="memdesc:ga5498eb08c2ba8de2e1c2801428e79d71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Polarity 0, Clock Phase 1. <a href="group__spi__frame__format__ctrls.html#ga5498eb08c2ba8de2e1c2801428e79d71">More...</a><br/></td></tr>
  165. <tr class="separator:ga5498eb08c2ba8de2e1c2801428e79d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
  166. <tr class="memitem:ga67193d9b5af1ec312a66d007c33b597f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__frame__format__ctrls.html#ga67193d9b5af1ec312a66d007c33b597f">ARM_SPI_CPOL1_CPHA0</a>&#160;&#160;&#160;(2UL &lt;&lt; ARM_SPI_FRAME_FORMAT_Pos)</td></tr>
  167. <tr class="memdesc:ga67193d9b5af1ec312a66d007c33b597f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Polarity 1, Clock Phase 0. <a href="group__spi__frame__format__ctrls.html#ga67193d9b5af1ec312a66d007c33b597f">More...</a><br/></td></tr>
  168. <tr class="separator:ga67193d9b5af1ec312a66d007c33b597f"><td class="memSeparator" colspan="2">&#160;</td></tr>
  169. <tr class="memitem:ga7fab572b2fec303e979e47eb2d13ca74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__frame__format__ctrls.html#ga7fab572b2fec303e979e47eb2d13ca74">ARM_SPI_CPOL1_CPHA1</a>&#160;&#160;&#160;(3UL &lt;&lt; ARM_SPI_FRAME_FORMAT_Pos)</td></tr>
  170. <tr class="memdesc:ga7fab572b2fec303e979e47eb2d13ca74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Polarity 1, Clock Phase 1. <a href="group__spi__frame__format__ctrls.html#ga7fab572b2fec303e979e47eb2d13ca74">More...</a><br/></td></tr>
  171. <tr class="separator:ga7fab572b2fec303e979e47eb2d13ca74"><td class="memSeparator" colspan="2">&#160;</td></tr>
  172. <tr class="memitem:ga225185710ba38848a489013ba4475915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__frame__format__ctrls.html#ga225185710ba38848a489013ba4475915">ARM_SPI_TI_SSI</a>&#160;&#160;&#160;(4UL &lt;&lt; ARM_SPI_FRAME_FORMAT_Pos)</td></tr>
  173. <tr class="memdesc:ga225185710ba38848a489013ba4475915"><td class="mdescLeft">&#160;</td><td class="mdescRight">Texas Instruments Frame Format. <a href="group__spi__frame__format__ctrls.html#ga225185710ba38848a489013ba4475915">More...</a><br/></td></tr>
  174. <tr class="separator:ga225185710ba38848a489013ba4475915"><td class="memSeparator" colspan="2">&#160;</td></tr>
  175. <tr class="memitem:ga44f481d32b9a9ea93673f05af82ccf86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__frame__format__ctrls.html#ga44f481d32b9a9ea93673f05af82ccf86">ARM_SPI_MICROWIRE</a>&#160;&#160;&#160;(5UL &lt;&lt; ARM_SPI_FRAME_FORMAT_Pos)</td></tr>
  176. <tr class="memdesc:ga44f481d32b9a9ea93673f05af82ccf86"><td class="mdescLeft">&#160;</td><td class="mdescRight">National Semiconductor Microwire Frame Format. <a href="group__spi__frame__format__ctrls.html#ga44f481d32b9a9ea93673f05af82ccf86">More...</a><br/></td></tr>
  177. <tr class="separator:ga44f481d32b9a9ea93673f05af82ccf86"><td class="memSeparator" colspan="2">&#160;</td></tr>
  178. <tr class="memitem:a89e1140c07c9805112b6de4541c3b59a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__SPI_8h.html#a89e1140c07c9805112b6de4541c3b59a">ARM_SPI_DATA_BITS_Pos</a>&#160;&#160;&#160;12</td></tr>
  179. <tr class="separator:a89e1140c07c9805112b6de4541c3b59a"><td class="memSeparator" colspan="2">&#160;</td></tr>
  180. <tr class="memitem:a0b6e14fe55f4d92ddab6ca230da77f46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__SPI_8h.html#a0b6e14fe55f4d92ddab6ca230da77f46">ARM_SPI_DATA_BITS_Msk</a>&#160;&#160;&#160;(0x3FUL &lt;&lt; ARM_SPI_DATA_BITS_Pos)</td></tr>
  181. <tr class="separator:a0b6e14fe55f4d92ddab6ca230da77f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
  182. <tr class="memitem:gaf6c099a1d67256a32010120c66c55250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__data__bits__ctrls.html#gaf6c099a1d67256a32010120c66c55250">ARM_SPI_DATA_BITS</a>(n)&#160;&#160;&#160;(((n) &amp; 0x3FUL) &lt;&lt; ARM_SPI_DATA_BITS_Pos)</td></tr>
  183. <tr class="memdesc:gaf6c099a1d67256a32010120c66c55250"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Data bits. <a href="group__spi__data__bits__ctrls.html#gaf6c099a1d67256a32010120c66c55250">More...</a><br/></td></tr>
  184. <tr class="separator:gaf6c099a1d67256a32010120c66c55250"><td class="memSeparator" colspan="2">&#160;</td></tr>
  185. <tr class="memitem:a84a8f90504df32ec77832a0285a47081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__SPI_8h.html#a84a8f90504df32ec77832a0285a47081">ARM_SPI_BIT_ORDER_Pos</a>&#160;&#160;&#160;18</td></tr>
  186. <tr class="separator:a84a8f90504df32ec77832a0285a47081"><td class="memSeparator" colspan="2">&#160;</td></tr>
  187. <tr class="memitem:a7d407682d2cb5a7fea5e38ae62fa42f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__SPI_8h.html#a7d407682d2cb5a7fea5e38ae62fa42f8">ARM_SPI_BIT_ORDER_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; ARM_SPI_BIT_ORDER_Pos)</td></tr>
  188. <tr class="separator:a7d407682d2cb5a7fea5e38ae62fa42f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
  189. <tr class="memitem:ga98228a708cbab6e214c7ac696f77dab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__bit__order__ctrls.html#ga98228a708cbab6e214c7ac696f77dab6">ARM_SPI_MSB_LSB</a>&#160;&#160;&#160;(0UL &lt;&lt; ARM_SPI_BIT_ORDER_Pos)</td></tr>
  190. <tr class="memdesc:ga98228a708cbab6e214c7ac696f77dab6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Bit order from MSB to LSB (default) <a href="group__spi__bit__order__ctrls.html#ga98228a708cbab6e214c7ac696f77dab6">More...</a><br/></td></tr>
  191. <tr class="separator:ga98228a708cbab6e214c7ac696f77dab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
  192. <tr class="memitem:ga41c53c3b396a89ce78018467e561aaaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__bit__order__ctrls.html#ga41c53c3b396a89ce78018467e561aaaf">ARM_SPI_LSB_MSB</a>&#160;&#160;&#160;(1UL &lt;&lt; ARM_SPI_BIT_ORDER_Pos)</td></tr>
  193. <tr class="memdesc:ga41c53c3b396a89ce78018467e561aaaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Bit order from LSB to MSB. <a href="group__spi__bit__order__ctrls.html#ga41c53c3b396a89ce78018467e561aaaf">More...</a><br/></td></tr>
  194. <tr class="separator:ga41c53c3b396a89ce78018467e561aaaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
  195. <tr class="memitem:ac467bd067b72370b23546767e63ce693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__SPI_8h.html#ac467bd067b72370b23546767e63ce693">ARM_SPI_SS_MASTER_MODE_Pos</a>&#160;&#160;&#160;19</td></tr>
  196. <tr class="separator:ac467bd067b72370b23546767e63ce693"><td class="memSeparator" colspan="2">&#160;</td></tr>
  197. <tr class="memitem:aaefa5b36525296a43071968cac43a4af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__SPI_8h.html#aaefa5b36525296a43071968cac43a4af">ARM_SPI_SS_MASTER_MODE_Msk</a>&#160;&#160;&#160;(3UL &lt;&lt; ARM_SPI_SS_MASTER_MODE_Pos)</td></tr>
  198. <tr class="separator:aaefa5b36525296a43071968cac43a4af"><td class="memSeparator" colspan="2">&#160;</td></tr>
  199. <tr class="memitem:gae19343adc7bd71408b51733171f99dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__slave__select__mode__ctrls.html#gae19343adc7bd71408b51733171f99dc7">ARM_SPI_SS_MASTER_UNUSED</a>&#160;&#160;&#160;(0UL &lt;&lt; ARM_SPI_SS_MASTER_MODE_Pos)</td></tr>
  200. <tr class="memdesc:gae19343adc7bd71408b51733171f99dc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Slave Select when Master: Not used (default) <a href="group__spi__slave__select__mode__ctrls.html#gae19343adc7bd71408b51733171f99dc7">More...</a><br/></td></tr>
  201. <tr class="separator:gae19343adc7bd71408b51733171f99dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
  202. <tr class="memitem:gab5e319aa3f9d4d8c9ed92f0fe865f624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__slave__select__mode__ctrls.html#gab5e319aa3f9d4d8c9ed92f0fe865f624">ARM_SPI_SS_MASTER_SW</a>&#160;&#160;&#160;(1UL &lt;&lt; ARM_SPI_SS_MASTER_MODE_Pos)</td></tr>
  203. <tr class="memdesc:gab5e319aa3f9d4d8c9ed92f0fe865f624"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Slave Select when Master: Software controlled. <a href="group__spi__slave__select__mode__ctrls.html#gab5e319aa3f9d4d8c9ed92f0fe865f624">More...</a><br/></td></tr>
  204. <tr class="separator:gab5e319aa3f9d4d8c9ed92f0fe865f624"><td class="memSeparator" colspan="2">&#160;</td></tr>
  205. <tr class="memitem:ga07762709a40dc90aca85553f500c8761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__slave__select__mode__ctrls.html#ga07762709a40dc90aca85553f500c8761">ARM_SPI_SS_MASTER_HW_OUTPUT</a>&#160;&#160;&#160;(2UL &lt;&lt; ARM_SPI_SS_MASTER_MODE_Pos)</td></tr>
  206. <tr class="memdesc:ga07762709a40dc90aca85553f500c8761"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Slave Select when Master: Hardware controlled Output. <a href="group__spi__slave__select__mode__ctrls.html#ga07762709a40dc90aca85553f500c8761">More...</a><br/></td></tr>
  207. <tr class="separator:ga07762709a40dc90aca85553f500c8761"><td class="memSeparator" colspan="2">&#160;</td></tr>
  208. <tr class="memitem:ga8561bd0cc25ab2bb02b138c1c6a586cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__slave__select__mode__ctrls.html#ga8561bd0cc25ab2bb02b138c1c6a586cd">ARM_SPI_SS_MASTER_HW_INPUT</a>&#160;&#160;&#160;(3UL &lt;&lt; ARM_SPI_SS_MASTER_MODE_Pos)</td></tr>
  209. <tr class="memdesc:ga8561bd0cc25ab2bb02b138c1c6a586cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Slave Select when Master: Hardware monitored Input. <a href="group__spi__slave__select__mode__ctrls.html#ga8561bd0cc25ab2bb02b138c1c6a586cd">More...</a><br/></td></tr>
  210. <tr class="separator:ga8561bd0cc25ab2bb02b138c1c6a586cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
  211. <tr class="memitem:a4aed772149cc33c6ee70663adef90956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__SPI_8h.html#a4aed772149cc33c6ee70663adef90956">ARM_SPI_SS_SLAVE_MODE_Pos</a>&#160;&#160;&#160;21</td></tr>
  212. <tr class="separator:a4aed772149cc33c6ee70663adef90956"><td class="memSeparator" colspan="2">&#160;</td></tr>
  213. <tr class="memitem:a2e9a0ac10df1b90b785c5d23079873e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__SPI_8h.html#a2e9a0ac10df1b90b785c5d23079873e0">ARM_SPI_SS_SLAVE_MODE_Msk</a>&#160;&#160;&#160;(1UL &lt;&lt; ARM_SPI_SS_SLAVE_MODE_Pos)</td></tr>
  214. <tr class="separator:a2e9a0ac10df1b90b785c5d23079873e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
  215. <tr class="memitem:ga2bd0d1f3ade2dc0cc48cc0593336ad70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__slave__select__mode__ctrls.html#ga2bd0d1f3ade2dc0cc48cc0593336ad70">ARM_SPI_SS_SLAVE_HW</a>&#160;&#160;&#160;(0UL &lt;&lt; ARM_SPI_SS_SLAVE_MODE_Pos)</td></tr>
  216. <tr class="memdesc:ga2bd0d1f3ade2dc0cc48cc0593336ad70"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Slave Select when Slave: Hardware monitored (default) <a href="group__spi__slave__select__mode__ctrls.html#ga2bd0d1f3ade2dc0cc48cc0593336ad70">More...</a><br/></td></tr>
  217. <tr class="separator:ga2bd0d1f3ade2dc0cc48cc0593336ad70"><td class="memSeparator" colspan="2">&#160;</td></tr>
  218. <tr class="memitem:gad371f6ba0d12a57bdcc3217c351abfb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__slave__select__mode__ctrls.html#gad371f6ba0d12a57bdcc3217c351abfb0">ARM_SPI_SS_SLAVE_SW</a>&#160;&#160;&#160;(1UL &lt;&lt; ARM_SPI_SS_SLAVE_MODE_Pos)</td></tr>
  219. <tr class="memdesc:gad371f6ba0d12a57bdcc3217c351abfb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Slave Select when Slave: Software controlled. <a href="group__spi__slave__select__mode__ctrls.html#gad371f6ba0d12a57bdcc3217c351abfb0">More...</a><br/></td></tr>
  220. <tr class="separator:gad371f6ba0d12a57bdcc3217c351abfb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
  221. <tr class="memitem:ga5ef3d114979f3fd6010d0df16c2bf5c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__misc__ctrls.html#ga5ef3d114979f3fd6010d0df16c2bf5c1">ARM_SPI_SET_BUS_SPEED</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ARM_SPI_CONTROL_Pos)</td></tr>
  222. <tr class="memdesc:ga5ef3d114979f3fd6010d0df16c2bf5c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Bus Speed in bps; arg = value. <a href="group__spi__misc__ctrls.html#ga5ef3d114979f3fd6010d0df16c2bf5c1">More...</a><br/></td></tr>
  223. <tr class="separator:ga5ef3d114979f3fd6010d0df16c2bf5c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
  224. <tr class="memitem:gafc00fe35bb4c89b076d014b43168b2b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__misc__ctrls.html#gafc00fe35bb4c89b076d014b43168b2b3">ARM_SPI_GET_BUS_SPEED</a>&#160;&#160;&#160;(0x11UL &lt;&lt; ARM_SPI_CONTROL_Pos)</td></tr>
  225. <tr class="memdesc:gafc00fe35bb4c89b076d014b43168b2b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Bus Speed in bps. <a href="group__spi__misc__ctrls.html#gafc00fe35bb4c89b076d014b43168b2b3">More...</a><br/></td></tr>
  226. <tr class="separator:gafc00fe35bb4c89b076d014b43168b2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
  227. <tr class="memitem:gae9861221dee78d52bd1522b7846535ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__misc__ctrls.html#gae9861221dee78d52bd1522b7846535ce">ARM_SPI_SET_DEFAULT_TX_VALUE</a>&#160;&#160;&#160;(0x12UL &lt;&lt; ARM_SPI_CONTROL_Pos)</td></tr>
  228. <tr class="memdesc:gae9861221dee78d52bd1522b7846535ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set default Transmit value; arg = value. <a href="group__spi__misc__ctrls.html#gae9861221dee78d52bd1522b7846535ce">More...</a><br/></td></tr>
  229. <tr class="separator:gae9861221dee78d52bd1522b7846535ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
  230. <tr class="memitem:ga5776272b82decff92da003568540c92f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__misc__ctrls.html#ga5776272b82decff92da003568540c92f">ARM_SPI_CONTROL_SS</a>&#160;&#160;&#160;(0x13UL &lt;&lt; ARM_SPI_CONTROL_Pos)</td></tr>
  231. <tr class="memdesc:ga5776272b82decff92da003568540c92f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Slave Select; arg: 0=inactive, 1=active. <a href="group__spi__misc__ctrls.html#ga5776272b82decff92da003568540c92f">More...</a><br/></td></tr>
  232. <tr class="separator:ga5776272b82decff92da003568540c92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
  233. <tr class="memitem:ga44708b80e48984be099cd6eb11780dc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__misc__ctrls.html#ga44708b80e48984be099cd6eb11780dc3">ARM_SPI_ABORT_TRANSFER</a>&#160;&#160;&#160;(0x14UL &lt;&lt; ARM_SPI_CONTROL_Pos)</td></tr>
  234. <tr class="memdesc:ga44708b80e48984be099cd6eb11780dc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Abort current data transfer. <a href="group__spi__misc__ctrls.html#ga44708b80e48984be099cd6eb11780dc3">More...</a><br/></td></tr>
  235. <tr class="separator:ga44708b80e48984be099cd6eb11780dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
  236. <tr class="memitem:a335b448e07422e9c25616a693ec581cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__SPI_8h.html#a335b448e07422e9c25616a693ec581cc">ARM_SPI_SS_INACTIVE</a>&#160;&#160;&#160;0UL</td></tr>
  237. <tr class="memdesc:a335b448e07422e9c25616a693ec581cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Slave Select Signal Inactive. <a href="#a335b448e07422e9c25616a693ec581cc">More...</a><br/></td></tr>
  238. <tr class="separator:a335b448e07422e9c25616a693ec581cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
  239. <tr class="memitem:a3f465cdbd1238ddd74f78e14457076c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__SPI_8h.html#a3f465cdbd1238ddd74f78e14457076c4">ARM_SPI_SS_ACTIVE</a>&#160;&#160;&#160;1UL</td></tr>
  240. <tr class="memdesc:a3f465cdbd1238ddd74f78e14457076c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Slave Select Signal Active. <a href="#a3f465cdbd1238ddd74f78e14457076c4">More...</a><br/></td></tr>
  241. <tr class="separator:a3f465cdbd1238ddd74f78e14457076c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
  242. <tr class="memitem:ga273a55c5d19491c565e5f05d03d66f3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__execution__status.html#ga273a55c5d19491c565e5f05d03d66f3f">ARM_SPI_ERROR_MODE</a>&#160;&#160;&#160;(<a class="el" href="group__execution__status.html#ga5a2b5d68f6649598d099b88c0eaee3e5">ARM_DRIVER_ERROR_SPECIFIC</a> - 1)</td></tr>
  243. <tr class="memdesc:ga273a55c5d19491c565e5f05d03d66f3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specified Mode not supported. <a href="group__spi__execution__status.html#ga273a55c5d19491c565e5f05d03d66f3f">More...</a><br/></td></tr>
  244. <tr class="separator:ga273a55c5d19491c565e5f05d03d66f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
  245. <tr class="memitem:gac47584fe5691889c056611bc589b25aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__execution__status.html#gac47584fe5691889c056611bc589b25aa">ARM_SPI_ERROR_FRAME_FORMAT</a>&#160;&#160;&#160;(<a class="el" href="group__execution__status.html#ga5a2b5d68f6649598d099b88c0eaee3e5">ARM_DRIVER_ERROR_SPECIFIC</a> - 2)</td></tr>
  246. <tr class="memdesc:gac47584fe5691889c056611bc589b25aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specified Frame Format not supported. <a href="group__spi__execution__status.html#gac47584fe5691889c056611bc589b25aa">More...</a><br/></td></tr>
  247. <tr class="separator:gac47584fe5691889c056611bc589b25aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
  248. <tr class="memitem:ga76f895d3380ca474124f83acbebc5651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__execution__status.html#ga76f895d3380ca474124f83acbebc5651">ARM_SPI_ERROR_DATA_BITS</a>&#160;&#160;&#160;(<a class="el" href="group__execution__status.html#ga5a2b5d68f6649598d099b88c0eaee3e5">ARM_DRIVER_ERROR_SPECIFIC</a> - 3)</td></tr>
  249. <tr class="memdesc:ga76f895d3380ca474124f83acbebc5651"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specified number of Data bits not supported. <a href="group__spi__execution__status.html#ga76f895d3380ca474124f83acbebc5651">More...</a><br/></td></tr>
  250. <tr class="separator:ga76f895d3380ca474124f83acbebc5651"><td class="memSeparator" colspan="2">&#160;</td></tr>
  251. <tr class="memitem:ga6b8ac31930ea6ca3a9635f2ac935466d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__execution__status.html#ga6b8ac31930ea6ca3a9635f2ac935466d">ARM_SPI_ERROR_BIT_ORDER</a>&#160;&#160;&#160;(<a class="el" href="group__execution__status.html#ga5a2b5d68f6649598d099b88c0eaee3e5">ARM_DRIVER_ERROR_SPECIFIC</a> - 4)</td></tr>
  252. <tr class="memdesc:ga6b8ac31930ea6ca3a9635f2ac935466d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specified Bit order not supported. <a href="group__spi__execution__status.html#ga6b8ac31930ea6ca3a9635f2ac935466d">More...</a><br/></td></tr>
  253. <tr class="separator:ga6b8ac31930ea6ca3a9635f2ac935466d"><td class="memSeparator" colspan="2">&#160;</td></tr>
  254. <tr class="memitem:gaae7b1a1feb46faa1830c92b73bd775ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__execution__status.html#gaae7b1a1feb46faa1830c92b73bd775ad">ARM_SPI_ERROR_SS_MODE</a>&#160;&#160;&#160;(<a class="el" href="group__execution__status.html#ga5a2b5d68f6649598d099b88c0eaee3e5">ARM_DRIVER_ERROR_SPECIFIC</a> - 5)</td></tr>
  255. <tr class="memdesc:gaae7b1a1feb46faa1830c92b73bd775ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specified Slave Select Mode not supported. <a href="group__spi__execution__status.html#gaae7b1a1feb46faa1830c92b73bd775ad">More...</a><br/></td></tr>
  256. <tr class="separator:gaae7b1a1feb46faa1830c92b73bd775ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
  257. <tr class="memitem:gaabdfc9e17641144cd50d36d15511a1b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__events.html#gaabdfc9e17641144cd50d36d15511a1b8">ARM_SPI_EVENT_TRANSFER_COMPLETE</a>&#160;&#160;&#160;(1UL &lt;&lt; 0)</td></tr>
  258. <tr class="memdesc:gaabdfc9e17641144cd50d36d15511a1b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Transfer completed. <a href="group__SPI__events.html#gaabdfc9e17641144cd50d36d15511a1b8">More...</a><br/></td></tr>
  259. <tr class="separator:gaabdfc9e17641144cd50d36d15511a1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
  260. <tr class="memitem:ga8e63d99c80ea56de596a8d0a51fd8244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__events.html#ga8e63d99c80ea56de596a8d0a51fd8244">ARM_SPI_EVENT_DATA_LOST</a>&#160;&#160;&#160;(1UL &lt;&lt; 1)</td></tr>
  261. <tr class="memdesc:ga8e63d99c80ea56de596a8d0a51fd8244"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data lost: Receive overflow / Transmit underflow. <a href="group__SPI__events.html#ga8e63d99c80ea56de596a8d0a51fd8244">More...</a><br/></td></tr>
  262. <tr class="separator:ga8e63d99c80ea56de596a8d0a51fd8244"><td class="memSeparator" colspan="2">&#160;</td></tr>
  263. <tr class="memitem:ga7eaa229003689aa18598273490b3e630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__events.html#ga7eaa229003689aa18598273490b3e630">ARM_SPI_EVENT_MODE_FAULT</a>&#160;&#160;&#160;(1UL &lt;&lt; 2)</td></tr>
  264. <tr class="memdesc:ga7eaa229003689aa18598273490b3e630"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Mode Fault (SS deactivated when Master) <a href="group__SPI__events.html#ga7eaa229003689aa18598273490b3e630">More...</a><br/></td></tr>
  265. <tr class="separator:ga7eaa229003689aa18598273490b3e630"><td class="memSeparator" colspan="2">&#160;</td></tr>
  266. </table><table class="memberdecls">
  267. <tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
  268. Typedefs</h2></td></tr>
  269. <tr class="memitem:gafde9205364241ee81290adc0481c6640"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__interface__gr.html#gafde9205364241ee81290adc0481c6640">ARM_SPI_SignalEvent_t</a> )(uint32_t event)</td></tr>
  270. <tr class="memdesc:gafde9205364241ee81290adc0481c6640"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to <a class="el" href="group__spi__interface__gr.html#ga505b2d787348d51351d38fee98ccba7e">ARM_SPI_SignalEvent</a> : Signal SPI Event. <a href="group__spi__interface__gr.html#gafde9205364241ee81290adc0481c6640">More...</a><br/></td></tr>
  271. <tr class="separator:gafde9205364241ee81290adc0481c6640"><td class="memSeparator" colspan="2">&#160;</td></tr>
  272. </table>
  273. <h2 class="groupheader">Macro Definition Documentation</h2>
  274. <a class="anchor" id="acf1275c15e53a573d7db89da66839d97"></a>
  275. <div class="memitem">
  276. <div class="memproto">
  277. <table class="memname">
  278. <tr>
  279. <td class="memname">#define ARM_SPI_API_VERSION&#160;&#160;&#160;<a class="el" href="Driver__Common_8h.html#a43c7ca1eb0786d818624246c09932a74">ARM_DRIVER_VERSION_MAJOR_MINOR</a>(2,3) /* API version */</td>
  280. </tr>
  281. </table>
  282. </div><div class="memdoc">
  283. </div>
  284. </div>
  285. <a class="anchor" id="a89036eeadb29e03bdb57939ea49b6520"></a>
  286. <div class="memitem">
  287. <div class="memproto">
  288. <table class="memname">
  289. <tr>
  290. <td class="memname">#define _ARM_Driver_SPI_</td>
  291. <td>(</td>
  292. <td class="paramtype">&#160;</td>
  293. <td class="paramname">n</td><td>)</td>
  294. <td>&#160;&#160;&#160;Driver_SPI##n</td>
  295. </tr>
  296. </table>
  297. </div><div class="memdoc">
  298. </div>
  299. </div>
  300. <a class="anchor" id="a0c6a745fcc8fbe2bb37f3bf6170f2e80"></a>
  301. <div class="memitem">
  302. <div class="memproto">
  303. <table class="memname">
  304. <tr>
  305. <td class="memname">#define ARM_Driver_SPI_</td>
  306. <td>(</td>
  307. <td class="paramtype">&#160;</td>
  308. <td class="paramname">n</td><td>)</td>
  309. <td>&#160;&#160;&#160;<a class="el" href="Driver__SPI_8h.html#a89036eeadb29e03bdb57939ea49b6520">_ARM_Driver_SPI_</a>(n)</td>
  310. </tr>
  311. </table>
  312. </div><div class="memdoc">
  313. </div>
  314. </div>
  315. <a class="anchor" id="a129dc5d38b4ba2c776c0b90aecf12a63"></a>
  316. <div class="memitem">
  317. <div class="memproto">
  318. <table class="memname">
  319. <tr>
  320. <td class="memname">#define ARM_SPI_CONTROL_Pos&#160;&#160;&#160;0</td>
  321. </tr>
  322. </table>
  323. </div><div class="memdoc">
  324. </div>
  325. </div>
  326. <a class="anchor" id="a646c834efef12377b372ea546459315b"></a>
  327. <div class="memitem">
  328. <div class="memproto">
  329. <table class="memname">
  330. <tr>
  331. <td class="memname">#define ARM_SPI_CONTROL_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; ARM_SPI_CONTROL_Pos)</td>
  332. </tr>
  333. </table>
  334. </div><div class="memdoc">
  335. </div>
  336. </div>
  337. <a class="anchor" id="af34d849c7cde1151a768887f154e19bd"></a>
  338. <div class="memitem">
  339. <div class="memproto">
  340. <table class="memname">
  341. <tr>
  342. <td class="memname">#define ARM_SPI_MODE_MASTER_SIMPLEX&#160;&#160;&#160;(0x03UL &lt;&lt; ARM_SPI_CONTROL_Pos)</td>
  343. </tr>
  344. </table>
  345. </div><div class="memdoc">
  346. <p>SPI Master (Output/Input on MOSI); arg = Bus Speed in bps. </p>
  347. <dl class="deprecated"><dt><b><a class="el" href="deprecated.html#_deprecated000002">Deprecated:</a></b></dt><dd>Simplex Mode has been removed </dd></dl>
  348. </div>
  349. </div>
  350. <a class="anchor" id="a9b113d8b336047e1c22f73ad44851fdf"></a>
  351. <div class="memitem">
  352. <div class="memproto">
  353. <table class="memname">
  354. <tr>
  355. <td class="memname">#define ARM_SPI_MODE_SLAVE_SIMPLEX&#160;&#160;&#160;(0x04UL &lt;&lt; ARM_SPI_CONTROL_Pos)</td>
  356. </tr>
  357. </table>
  358. </div><div class="memdoc">
  359. <p>SPI Slave (Output/Input on MISO) </p>
  360. <dl class="deprecated"><dt><b><a class="el" href="deprecated.html#_deprecated000003">Deprecated:</a></b></dt><dd>Simplex Mode has been removed </dd></dl>
  361. </div>
  362. </div>
  363. <a class="anchor" id="ac47e4ed093d8c054021121f89c64023e"></a>
  364. <div class="memitem">
  365. <div class="memproto">
  366. <table class="memname">
  367. <tr>
  368. <td class="memname">#define ARM_SPI_FRAME_FORMAT_Pos&#160;&#160;&#160;8</td>
  369. </tr>
  370. </table>
  371. </div><div class="memdoc">
  372. </div>
  373. </div>
  374. <a class="anchor" id="af459192fe14b4b725816fa0029149298"></a>
  375. <div class="memitem">
  376. <div class="memproto">
  377. <table class="memname">
  378. <tr>
  379. <td class="memname">#define ARM_SPI_FRAME_FORMAT_Msk&#160;&#160;&#160;(7UL &lt;&lt; ARM_SPI_FRAME_FORMAT_Pos)</td>
  380. </tr>
  381. </table>
  382. </div><div class="memdoc">
  383. </div>
  384. </div>
  385. <a class="anchor" id="a89e1140c07c9805112b6de4541c3b59a"></a>
  386. <div class="memitem">
  387. <div class="memproto">
  388. <table class="memname">
  389. <tr>
  390. <td class="memname">#define ARM_SPI_DATA_BITS_Pos&#160;&#160;&#160;12</td>
  391. </tr>
  392. </table>
  393. </div><div class="memdoc">
  394. </div>
  395. </div>
  396. <a class="anchor" id="a0b6e14fe55f4d92ddab6ca230da77f46"></a>
  397. <div class="memitem">
  398. <div class="memproto">
  399. <table class="memname">
  400. <tr>
  401. <td class="memname">#define ARM_SPI_DATA_BITS_Msk&#160;&#160;&#160;(0x3FUL &lt;&lt; ARM_SPI_DATA_BITS_Pos)</td>
  402. </tr>
  403. </table>
  404. </div><div class="memdoc">
  405. </div>
  406. </div>
  407. <a class="anchor" id="a84a8f90504df32ec77832a0285a47081"></a>
  408. <div class="memitem">
  409. <div class="memproto">
  410. <table class="memname">
  411. <tr>
  412. <td class="memname">#define ARM_SPI_BIT_ORDER_Pos&#160;&#160;&#160;18</td>
  413. </tr>
  414. </table>
  415. </div><div class="memdoc">
  416. </div>
  417. </div>
  418. <a class="anchor" id="a7d407682d2cb5a7fea5e38ae62fa42f8"></a>
  419. <div class="memitem">
  420. <div class="memproto">
  421. <table class="memname">
  422. <tr>
  423. <td class="memname">#define ARM_SPI_BIT_ORDER_Msk&#160;&#160;&#160;(1UL &lt;&lt; ARM_SPI_BIT_ORDER_Pos)</td>
  424. </tr>
  425. </table>
  426. </div><div class="memdoc">
  427. </div>
  428. </div>
  429. <a class="anchor" id="ac467bd067b72370b23546767e63ce693"></a>
  430. <div class="memitem">
  431. <div class="memproto">
  432. <table class="memname">
  433. <tr>
  434. <td class="memname">#define ARM_SPI_SS_MASTER_MODE_Pos&#160;&#160;&#160;19</td>
  435. </tr>
  436. </table>
  437. </div><div class="memdoc">
  438. </div>
  439. </div>
  440. <a class="anchor" id="aaefa5b36525296a43071968cac43a4af"></a>
  441. <div class="memitem">
  442. <div class="memproto">
  443. <table class="memname">
  444. <tr>
  445. <td class="memname">#define ARM_SPI_SS_MASTER_MODE_Msk&#160;&#160;&#160;(3UL &lt;&lt; ARM_SPI_SS_MASTER_MODE_Pos)</td>
  446. </tr>
  447. </table>
  448. </div><div class="memdoc">
  449. </div>
  450. </div>
  451. <a class="anchor" id="a4aed772149cc33c6ee70663adef90956"></a>
  452. <div class="memitem">
  453. <div class="memproto">
  454. <table class="memname">
  455. <tr>
  456. <td class="memname">#define ARM_SPI_SS_SLAVE_MODE_Pos&#160;&#160;&#160;21</td>
  457. </tr>
  458. </table>
  459. </div><div class="memdoc">
  460. </div>
  461. </div>
  462. <a class="anchor" id="a2e9a0ac10df1b90b785c5d23079873e0"></a>
  463. <div class="memitem">
  464. <div class="memproto">
  465. <table class="memname">
  466. <tr>
  467. <td class="memname">#define ARM_SPI_SS_SLAVE_MODE_Msk&#160;&#160;&#160;(1UL &lt;&lt; ARM_SPI_SS_SLAVE_MODE_Pos)</td>
  468. </tr>
  469. </table>
  470. </div><div class="memdoc">
  471. </div>
  472. </div>
  473. <a class="anchor" id="a335b448e07422e9c25616a693ec581cc"></a>
  474. <div class="memitem">
  475. <div class="memproto">
  476. <table class="memname">
  477. <tr>
  478. <td class="memname">#define ARM_SPI_SS_INACTIVE&#160;&#160;&#160;0UL</td>
  479. </tr>
  480. </table>
  481. </div><div class="memdoc">
  482. <p>SPI Slave Select Signal Inactive. </p>
  483. </div>
  484. </div>
  485. <a class="anchor" id="a3f465cdbd1238ddd74f78e14457076c4"></a>
  486. <div class="memitem">
  487. <div class="memproto">
  488. <table class="memname">
  489. <tr>
  490. <td class="memname">#define ARM_SPI_SS_ACTIVE&#160;&#160;&#160;1UL</td>
  491. </tr>
  492. </table>
  493. </div><div class="memdoc">
  494. <p>SPI Slave Select Signal Active. </p>
  495. </div>
  496. </div>
  497. </div><!-- contents -->
  498. </div><!-- doc-content -->
  499. <!-- start footer part -->
  500. <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  501. <ul>
  502. <li class="navelem"><a class="el" href="dir_7151b3cc910409bb744bd274374c738d.html">Driver</a></li><li class="navelem"><a class="el" href="dir_9c39448ea46a8e15f1aabc7dec307fcf.html">Include</a></li><li class="navelem"><a class="el" href="Driver__SPI_8h.html">Driver_SPI.h</a></li>
  503. <li class="footer">Generated on Thu Apr 9 2020 15:49:14 for CMSIS-Driver Version 2.8.0 by Arm Ltd. All rights reserved.
  504. <!--
  505. <a href="http://www.doxygen.org/index.html">
  506. <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
  507. -->
  508. </li>
  509. </ul>
  510. </div>
  511. </body>
  512. </html>