arm_convolve_HWC_q15_fast.c 9.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255
  1. /*
  2. * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Licensed under the Apache License, Version 2.0 (the License); you may
  7. * not use this file except in compliance with the License.
  8. * You may obtain a copy of the License at
  9. *
  10. * www.apache.org/licenses/LICENSE-2.0
  11. *
  12. * Unless required by applicable law or agreed to in writing, software
  13. * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14. * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15. * See the License for the specific language governing permissions and
  16. * limitations under the License.
  17. */
  18. /* ----------------------------------------------------------------------
  19. * Project: CMSIS NN Library
  20. * Title: arm_convolve_HWC_q15_fast.c
  21. * Description: Fast Q15 version of convolution
  22. *
  23. * $Date: 17. January 2018
  24. * $Revision: V.1.0.0
  25. *
  26. * Target Processor: Cortex-M cores
  27. *
  28. * -------------------------------------------------------------------- */
  29. #include "arm_math.h"
  30. #include "arm_nnfunctions.h"
  31. /**
  32. * @ingroup groupNN
  33. */
  34. /**
  35. * @addtogroup NNConv
  36. * @{
  37. */
  38. /**
  39. * @brief Fast Q15 convolution function
  40. * @param[in] Im_in pointer to input tensor
  41. * @param[in] dim_im_in input tensor dimention
  42. * @param[in] ch_im_in number of input tensor channels
  43. * @param[in] wt pointer to kernel weights
  44. * @param[in] ch_im_out number of filters, i.e., output tensor channels
  45. * @param[in] dim_kernel filter kernel size
  46. * @param[in] padding padding sizes
  47. * @param[in] stride convolution stride
  48. * @param[in] bias pointer to bias
  49. * @param[in] bias_shift amount of left-shift for bias
  50. * @param[in] out_shift amount of right-shift for output
  51. * @param[in,out] Im_out pointer to output tensor
  52. * @param[in] dim_im_out output tensor dimension
  53. * @param[in,out] bufferA pointer to buffer space for input
  54. * @param[in,out] bufferB pointer to buffer space for output
  55. * @return The function returns either
  56. * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
  57. *
  58. * @details
  59. *
  60. * <b>Buffer size:</b>
  61. *
  62. * bufferA size: 2*ch_im_in*dim_kernel*dim_kernel
  63. *
  64. * bufferB size: 0
  65. *
  66. * <b>Input dimension constraints:</b>
  67. *
  68. * ch_im_in is multiple of 2
  69. *
  70. * ch_im_out is multipe of 2
  71. *
  72. */
  73. arm_status
  74. arm_convolve_HWC_q15_fast(const q15_t * Im_in,
  75. const uint16_t dim_im_in,
  76. const uint16_t ch_im_in,
  77. const q15_t * wt,
  78. const uint16_t ch_im_out,
  79. const uint16_t dim_kernel,
  80. const uint16_t padding,
  81. const uint16_t stride,
  82. const q15_t * bias,
  83. const uint16_t bias_shift,
  84. const uint16_t out_shift,
  85. q15_t * Im_out,
  86. const uint16_t dim_im_out,
  87. q15_t * bufferA,
  88. q7_t * bufferB)
  89. {
  90. (void)bufferB;
  91. #if defined (ARM_MATH_DSP)
  92. int16_t i_out_y, i_out_x, i_ker_y, i_ker_x;
  93. q15_t *pBuffer = bufferA;
  94. q15_t *im_buffer = bufferA;
  95. q15_t *pOut = Im_out;
  96. if (ch_im_in % 2 != 0 || ch_im_out % 2 != 0)
  97. {
  98. /* check if the input dimension meets the constraints */
  99. return ARM_MATH_SIZE_MISMATCH;
  100. }
  101. /* Run the following code for Cortex-M4 and Cortex-M7 */
  102. /* This part implements the im2col function */
  103. for (i_out_y = 0; i_out_y < dim_im_out; i_out_y++)
  104. {
  105. for (i_out_x = 0; i_out_x < dim_im_out; i_out_x++)
  106. {
  107. for (i_ker_y = i_out_y * stride - padding; i_ker_y < i_out_y * stride - padding + dim_kernel; i_ker_y++)
  108. {
  109. for (i_ker_x = i_out_x * stride - padding; i_ker_x < i_out_x * stride - padding + dim_kernel; i_ker_x++)
  110. {
  111. if (i_ker_y < 0 || i_ker_y >= dim_im_in || i_ker_x < 0 || i_ker_x >= dim_im_in)
  112. {
  113. /* arm_fill_q15(0, pBuffer, ch_im_in); */
  114. memset(pBuffer, 0, sizeof(q15_t)*ch_im_in);
  115. } else
  116. {
  117. /* arm_copy_q15((q15_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, ch_im_in); */
  118. memcpy(pBuffer, (q15_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, sizeof(q15_t)*ch_im_in);
  119. }
  120. pBuffer += ch_im_in;
  121. }
  122. }
  123. if (i_out_x & 0x1)
  124. {
  125. int i;
  126. /* initialize the matrix pointers for A */
  127. const q15_t *pA = wt;
  128. /* set up the second output pointers */
  129. q15_t *pOut2 = pOut + ch_im_out;
  130. /* this loop over rows in A */
  131. for (i = 0; i < ch_im_out; i += 2)
  132. {
  133. /* setup pointers for B */
  134. const q15_t *pB = im_buffer;
  135. const q15_t *pB2 = pB + ch_im_in * dim_kernel * dim_kernel;
  136. /* aling the second pointer for A */
  137. const q15_t *pA2 = pA + ch_im_in * dim_kernel * dim_kernel;
  138. /* init the sum with bias */
  139. q31_t sum = ((q31_t)bias[i] << bias_shift) + NN_ROUND(out_shift);
  140. q31_t sum2 = ((q31_t)bias[i] << bias_shift) + NN_ROUND(out_shift);
  141. q31_t sum3 = ((q31_t)bias[i + 1] << bias_shift) + NN_ROUND(out_shift);
  142. q31_t sum4 = ((q31_t)bias[i + 1] << bias_shift) + NN_ROUND(out_shift);
  143. uint16_t colCnt = ch_im_in * dim_kernel * dim_kernel >> 1;
  144. /* accumulate over the vector */
  145. while (colCnt)
  146. {
  147. q31_t inA1 = arm_nn_read_q15x2_ia(&pA);
  148. q31_t inB1 = arm_nn_read_q15x2_ia(&pB);
  149. q31_t inA2 = arm_nn_read_q15x2_ia(&pA2);
  150. q31_t inB2 = arm_nn_read_q15x2_ia(&pB2);
  151. sum = __SMLAD(inA1, inB1, sum);
  152. sum2 = __SMLAD(inA1, inB2, sum2);
  153. sum3 = __SMLAD(inA2, inB1, sum3);
  154. sum4 = __SMLAD(inA2, inB2, sum4);
  155. colCnt--;
  156. } /* while over colCnt */
  157. colCnt = ch_im_in * dim_kernel * dim_kernel & 0x1;
  158. while (colCnt)
  159. {
  160. q15_t inA1 = *pA++;
  161. q15_t inB1 = *pB++;
  162. q15_t inA2 = *pA2++;
  163. q15_t inB2 = *pB2++;
  164. sum += inA1 * inB1;
  165. sum2 += inA1 * inB2;
  166. sum3 += inA2 * inB1;
  167. sum4 += inA2 * inB2;
  168. colCnt--;
  169. } /* while over colCnt */
  170. *pOut++ = (q15_t) __SSAT(sum >> out_shift, 16);
  171. *pOut++ = (q15_t) __SSAT(sum3 >> out_shift, 16);
  172. *pOut2++ = (q15_t) __SSAT(sum2 >> out_shift, 16);
  173. *pOut2++ = (q15_t) __SSAT(sum4 >> out_shift, 16);
  174. /* skip the row computed with A2 */
  175. pA += ch_im_in * dim_kernel * dim_kernel;
  176. } /* for over ch_im_out */
  177. pOut += ch_im_out;
  178. /* counter reset */
  179. pBuffer = im_buffer;
  180. }
  181. }
  182. }
  183. #else
  184. /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
  185. uint16_t i, j, k, l, m, n;
  186. int conv_out;
  187. signed char in_row, in_col;
  188. if (ch_im_in % 2 != 0 || ch_im_out % 2 != 0)
  189. {
  190. /* check if the input dimension meets the constraints */
  191. return ARM_MATH_SIZE_MISMATCH;
  192. }
  193. for (i = 0; i < ch_im_out; i++)
  194. {
  195. for (j = 0; j < dim_im_out; j++)
  196. {
  197. for (k = 0; k < dim_im_out; k++)
  198. {
  199. conv_out = ((q31_t)bias[i] << bias_shift) + NN_ROUND(out_shift);
  200. for (m = 0; m < dim_kernel; m++)
  201. {
  202. for (n = 0; n < dim_kernel; n++)
  203. {
  204. in_row = stride * j + m - padding;
  205. in_col = stride * k + n - padding;
  206. if (in_row >= 0 && in_col >= 0 && in_row < dim_im_in && in_col < dim_im_in)
  207. {
  208. for (l = 0; l < ch_im_in; l++)
  209. {
  210. conv_out +=
  211. Im_in[(in_row * dim_im_in + in_col) * ch_im_in +
  212. l] * wt[i * ch_im_in * dim_kernel * dim_kernel + (m * dim_kernel +
  213. n) * ch_im_in + l];
  214. }
  215. }
  216. }
  217. }
  218. Im_out[i + (j * dim_im_out + k) * ch_im_out] = (q15_t) __SSAT((conv_out >> out_shift), 16);
  219. }
  220. }
  221. }
  222. #endif /* ARM_MATH_DSP */
  223. /* Return to application */
  224. return ARM_MATH_SUCCESS;
  225. }
  226. /**
  227. * @} end of NNConv group
  228. */