CV_Config.h 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124
  1. /*-----------------------------------------------------------------------------
  2. * Name: CV_Config.h
  3. * Purpose: CV Config header
  4. *----------------------------------------------------------------------------
  5. * Copyright (c) 2017 - 2021 ARM Limited. All rights reserved.
  6. *----------------------------------------------------------------------------*/
  7. #ifndef __CV_CONFIG_H
  8. #define __CV_CONFIG_H
  9. #include "RTE_Components.h"
  10. #include CMSIS_device_header
  11. #define RTE_CV_COREINSTR 1
  12. #define RTE_CV_COREFUNC 1
  13. #define RTE_CV_L1CACHE 1
  14. //-------- <<< Use Configuration Wizard in Context Menu >>> --------------------
  15. // <h> Common Test Settings
  16. // <o> Print Output Format <0=> Plain Text <1=> XML
  17. // <i> Set the test results output format to plain text or XML
  18. #ifndef PRINT_XML_REPORT
  19. #define PRINT_XML_REPORT 1
  20. #endif
  21. // <o> Buffer size for assertions results
  22. // <i> Set the buffer size for assertions results buffer
  23. #define BUFFER_ASSERTIONS 128U
  24. // </h>
  25. // <h> Disable Test Cases
  26. // <i> Uncheck to disable an individual test case
  27. // <q0> TC_CoreInstr_NOP
  28. #define TC_COREINSTR_NOP_EN 1
  29. // <q0> TC_CoreInstr_REV
  30. #define TC_COREINSTR_REV_EN 1
  31. // <q0> TC_CoreInstr_REV16
  32. #define TC_COREINSTR_REV16_EN 1
  33. // <q0> TC_CoreInstr_REVSH
  34. #define TC_COREINSTR_REVSH_EN 1
  35. // <q0> TC_CoreInstr_ROR
  36. #define TC_COREINSTR_ROR_EN 1
  37. // <q0> TC_CoreInstr_RBIT
  38. #define TC_COREINSTR_RBIT_EN 1
  39. // <q0> TC_CoreInstr_CLZ
  40. #define TC_COREINSTR_CLZ_EN 1
  41. // <q0> TC_CoreInstr_Exclusives
  42. #define TC_COREINSTR_EXCLUSIVES_EN 1
  43. // <q0> TC_CoreInstr_SSAT
  44. #define TC_COREINSTR_SSAT_EN 1
  45. // <q0> TC_CoreInstr_USAT
  46. #define TC_COREINSTR_USAT_EN 1
  47. // <q0> TC_CoreAFunc_IRQ
  48. #define TC_COREAFUNC_IRQ 1
  49. // <q0> TC_CoreAFunc_FaultIRQ
  50. #define TC_COREAFUNC_FAULTIRQ 1
  51. // <q0> TC_CoreAFunc_FPSCR
  52. #define TC_COREAFUNC_FPSCR 1
  53. // <q0> TC_CoreAFunc_CPSR
  54. #define TC_COREAFUNC_CPSR 1
  55. // <q0> TC_CoreAFunc_Mode
  56. #define TC_COREAFUNC_MODE 1
  57. // <q0> TC_CoreAFunc_SP
  58. #define TC_COREAFUNC_SP 1
  59. // <q0> TC_CoreAFunc_SP_usr
  60. #define TC_COREAFUNC_SP_USR 1
  61. // <q0> TC_CoreAFunc_FPEXC
  62. #define TC_COREAFUNC_FPEXC 1
  63. // <q0> TC_CoreAFunc_ACTLR
  64. #define TC_COREAFUNC_ACTLR 1
  65. // <q0> TC_CoreAFunc_CPACR
  66. #define TC_COREAFUNC_CPACR 1
  67. // <q0> TC_CoreAFunc_DFSR
  68. #define TC_COREAFUNC_DFSR 1
  69. // <q0> TC_CoreAFunc_IFSR
  70. #define TC_COREAFUNC_IFSR 1
  71. // <q0> TC_CoreAFunc_ISR
  72. #define TC_COREAFUNC_ISR 1
  73. // <q0> TC_CoreAFunc_CBAR
  74. #define TC_COREAFUNC_CBAR 1
  75. // <q0> TC_CoreAFunc_TTBR0
  76. #define TC_COREAFUNC_TTBR0 1
  77. // <q0> TC_CoreAFunc_DACR
  78. #define TC_COREAFUNC_DACR 1
  79. // <q0> TC_CoreAFunc_SCTLR
  80. #define TC_COREAFUNC_SCTLR 1
  81. // <q0> TC_CoreAFunc_ACTRL
  82. #define TC_COREAFUNC_ACTRL 1
  83. // <q0> TC_CoreAFunc_MPIDR
  84. #define TC_COREAFUNC_MPIDR 1
  85. // <q0> TC_CoreAFunc_VBAR
  86. #define TC_COREAFUNC_VBAR 1
  87. // <q0> TC_CoreAFunc_MVBAR
  88. #define TC_COREAFUNC_MVBAR 1
  89. // <q0> TC_CoreAFunc_FPU_Enable
  90. #define TC_COREAFUNC_FPU_ENABLE 1
  91. // <q0> TC_GenTimer_CNTFRQ
  92. #define TC_GENTIMER_CNTFRQ 1
  93. // <q0> TC_GenTimer_CNTP_TVAL
  94. #define TC_GENTIMER_CNTP_TVAL 1
  95. // <q0> TC_GenTimer_CNTP_CTL
  96. #define TC_GENTIMER_CNTP_CTL 1
  97. // <q0> TC_GenTimer_CNTPCT
  98. #define TC_GENTIMER_CNTPCT 1
  99. // <q0> TC_GenTimer_CNTP_CVAL
  100. #define TC_GENTIMER_CNTP_CVAL 1
  101. // <q0> TC_CAL1Cache_EnDisable
  102. #define TC_CAL1CACHE_ENDISABLE 1
  103. // <q0> TC_CAL1Cache_EnDisableBTAC
  104. #define TC_CAL1CACHE_ENDISABLEBTAC 1
  105. // <q0> TC_CAL1Cache_log2_up
  106. #define TC_CAL1CACHE_LOG2_UP 1
  107. // <q0> TC_CAL1Cache_InvalidateDCacheAll
  108. #define TC_CAL1CACHE_INVALIDATEDCACHEALL 1
  109. // <q0> TC_CAL1Cache_CleanDCacheAll
  110. #define TC_CAL1CACHE_CLEANDCACHEALL 1
  111. // <q0> TC_CAL1Cache_CleanInvalidateDCacheAll
  112. #define TC_CAL1CACHE_CLEANINVALIDATEDCACHEALL 1
  113. // </h>
  114. #endif /* __CV_CONFIG_H */