HAL_CM3.s 7.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256
  1. /*----------------------------------------------------------------------------
  2. * CMSIS-RTOS - RTX
  3. *----------------------------------------------------------------------------
  4. * Name: HAL_CM3.S
  5. * Purpose: Hardware Abstraction Layer for Cortex-M3
  6. * Rev.: V4.70
  7. *----------------------------------------------------------------------------
  8. *
  9. * Copyright (c) 1999-2009 KEIL, 2009-2017 ARM Germany GmbH. All rights reserved.
  10. *
  11. * SPDX-License-Identifier: Apache-2.0
  12. *
  13. * Licensed under the Apache License, Version 2.0 (the License); you may
  14. * not use this file except in compliance with the License.
  15. * You may obtain a copy of the License at
  16. *
  17. * www.apache.org/licenses/LICENSE-2.0
  18. *
  19. * Unless required by applicable law or agreed to in writing, software
  20. * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  21. * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  22. * See the License for the specific language governing permissions and
  23. * limitations under the License.
  24. *---------------------------------------------------------------------------*/
  25. NAME HAL_CM3.S
  26. #define TCB_TSTACK 40
  27. EXTERN os_flags
  28. EXTERN os_tsk
  29. EXTERN rt_alloc_box
  30. EXTERN rt_free_box
  31. EXTERN rt_stk_check
  32. EXTERN rt_pop_req
  33. EXTERN rt_systick
  34. EXTERN os_tick_irqack
  35. EXTERN SVC_Table
  36. EXTERN SVC_Count
  37. /*----------------------------------------------------------------------------
  38. * Functions
  39. *---------------------------------------------------------------------------*/
  40. SECTION .text:CODE:NOROOT(2)
  41. THUMB
  42. /*--------------------------- rt_set_PSP ------------------------------------*/
  43. ; void rt_set_PSP (U32 stack);
  44. PUBLIC rt_set_PSP
  45. rt_set_PSP:
  46. MSR PSP,R0
  47. BX LR
  48. /*--------------------------- rt_get_PSP ------------------------------------*/
  49. ; U32 rt_get_PSP (void);
  50. PUBLIC rt_get_PSP
  51. rt_get_PSP:
  52. MRS R0,PSP
  53. BX LR
  54. /*--------------------------- os_set_env ------------------------------------*/
  55. ; void os_set_env (void);
  56. /* Switch to Unprivileged/Privileged Thread mode, use PSP. */
  57. PUBLIC os_set_env
  58. os_set_env:
  59. MOV R0,SP /* PSP = MSP */
  60. MSR PSP,R0
  61. LDR R0,=os_flags
  62. LDRB R0,[R0]
  63. LSLS R0,#31
  64. ITE NE
  65. MOVNE R0,#0x02 /* Privileged Thread mode, use PSP */
  66. MOVEQ R0,#0x03 /* Unprivileged Thread mode, use PSP */
  67. MSR CONTROL,R0
  68. BX LR
  69. /*--------------------------- _alloc_box ------------------------------------*/
  70. ; void *_alloc_box (void *box_mem);
  71. /* Function wrapper for Unprivileged/Privileged mode. */
  72. PUBLIC _alloc_box
  73. _alloc_box:
  74. LDR R12,=rt_alloc_box
  75. MRS R3,IPSR
  76. LSLS R3,#24
  77. IT NE
  78. BXNE R12
  79. MRS R3,CONTROL
  80. LSLS R3,#31
  81. IT EQ
  82. BXEQ R12
  83. SVC 0
  84. BX LR
  85. /*--------------------------- _free_box -------------------------------------*/
  86. ; U32 _free_box (void *box_mem, void *box);
  87. /* Function wrapper for Unprivileged/Privileged mode. */
  88. PUBLIC _free_box
  89. _free_box:
  90. LDR R12,=rt_free_box
  91. MRS R3,IPSR
  92. LSLS R3,#24
  93. IT NE
  94. BXNE R12
  95. MRS R3,CONTROL
  96. LSLS R3,#31
  97. IT EQ
  98. BXEQ R12
  99. SVC 0
  100. BX LR
  101. /*-------------------------- SVC_Handler ------------------------------------*/
  102. ; void SVC_Handler (void);
  103. PUBLIC SVC_Handler
  104. SVC_Handler:
  105. MRS R0,PSP /* Read PSP */
  106. LDR R1,[R0,#24] /* Read Saved PC from Stack */
  107. LDRB R1,[R1,#-2] /* Load SVC Number */
  108. CBNZ R1,SVC_User
  109. LDM R0,{R0-R3,R12} /* Read R0-R3,R12 from stack */
  110. BLX R12 /* Call SVC Function */
  111. MRS R12,PSP /* Read PSP */
  112. STM R12,{R0-R2} /* Store return values */
  113. LDR R3,=os_tsk
  114. LDM R3,{R1,R2} /* os_tsk.run, os_tsk.next */
  115. CMP R1,R2
  116. BEQ SVC_Exit /* no task switch */
  117. CBZ R1,SVC_Next /* Runtask deleted? */
  118. STMDB R12!,{R4-R11} /* Save Old context */
  119. STR R12,[R1,#TCB_TSTACK] /* Update os_tsk.run->tsk_stack */
  120. PUSH {R2,R3}
  121. BL rt_stk_check /* Check for Stack overflow */
  122. POP {R2,R3}
  123. SVC_Next:
  124. STR R2,[R3] /* os_tsk.run = os_tsk.next */
  125. LDR R12,[R2,#TCB_TSTACK] /* os_tsk.next->tsk_stack */
  126. LDMIA R12!,{R4-R11} /* Restore New Context */
  127. MSR PSP,R12 /* Write PSP */
  128. SVC_Exit:
  129. MVN LR,#~0xFFFFFFFD /* set EXC_RETURN value */
  130. BX LR
  131. /*------------------- User SVC ------------------------------*/
  132. SVC_User:
  133. PUSH {R4,LR} /* Save Registers */
  134. LDR R2,=SVC_Count
  135. LDR R2,[R2]
  136. CMP R1,R2
  137. BHI SVC_Done /* Overflow */
  138. LDR R4,=SVC_Table-4
  139. LDR R4,[R4,R1,LSL #2] /* Load SVC Function Address */
  140. LDM R0,{R0-R3,R12} /* Read R0-R3,R12 from stack */
  141. BLX R4 /* Call SVC Function */
  142. MRS R12,PSP
  143. STM R12,{R0-R3} /* Function return values */
  144. SVC_Done:
  145. POP {R4,PC} /* RETI */
  146. /*-------------------------- PendSV_Handler ---------------------------------*/
  147. ; void PendSV_Handler (void);
  148. PUBLIC PendSV_Handler
  149. PendSV_Handler:
  150. BL rt_pop_req
  151. Sys_Switch:
  152. LDR R3,=os_tsk
  153. LDM R3,{R1,R2} /* os_tsk.run, os_tsk.next */
  154. CMP R1,R2
  155. BEQ Sys_Exit
  156. MRS R12,PSP /* Read PSP */
  157. STMDB R12!,{R4-R11} /* Save Old context */
  158. STR R12,[R1,#TCB_TSTACK] /* Update os_tsk.run->tsk_stack */
  159. PUSH {R2,R3}
  160. BL rt_stk_check /* Check for Stack overflow */
  161. POP {R2,R3}
  162. STR R2,[R3] /* os_tsk.run = os_tsk.next */
  163. LDR R12,[R2,#TCB_TSTACK] /* os_tsk.next->tsk_stack */
  164. LDMIA R12!,{R4-R11} /* Restore New Context */
  165. MSR PSP,R12 /* Write PSP */
  166. Sys_Exit:
  167. MVN LR,#~0xFFFFFFFD /* set EXC_RETURN value */
  168. BX LR /* Return to Thread Mode */
  169. /*-------------------------- SysTick_Handler --------------------------------*/
  170. ; void SysTick_Handler (void);
  171. PUBLIC SysTick_Handler
  172. SysTick_Handler:
  173. BL rt_systick
  174. B Sys_Switch
  175. /*-------------------------- OS_Tick_Handler --------------------------------*/
  176. ; void OS_Tick_Handler (void);
  177. PUBLIC OS_Tick_Handler
  178. OS_Tick_Handler:
  179. BL os_tick_irqack
  180. BL rt_systick
  181. B Sys_Switch
  182. END
  183. /*----------------------------------------------------------------------------
  184. * end of file
  185. *---------------------------------------------------------------------------*/