startup_ARMCM0plus.S 7.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181
  1. /**************************************************************************//**
  2. * @file startup_ARMCM0plus.S
  3. * @brief CMSIS-Core(M) Device Startup File for Cortex-M0plus Device
  4. * @version V2.2.0
  5. * @date 26. May 2021
  6. ******************************************************************************/
  7. /*
  8. * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
  9. *
  10. * SPDX-License-Identifier: Apache-2.0
  11. *
  12. * Licensed under the Apache License, Version 2.0 (the License); you may
  13. * not use this file except in compliance with the License.
  14. * You may obtain a copy of the License at
  15. *
  16. * www.apache.org/licenses/LICENSE-2.0
  17. *
  18. * Unless required by applicable law or agreed to in writing, software
  19. * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20. * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21. * See the License for the specific language governing permissions and
  22. * limitations under the License.
  23. */
  24. .syntax unified
  25. .arch armv6-m
  26. .section .vectors
  27. .align 2
  28. .globl __Vectors
  29. .globl __Vectors_End
  30. .globl __Vectors_Size
  31. __Vectors:
  32. .long __StackTop /* Top of Stack */
  33. .long Reset_Handler /* Reset Handler */
  34. .long NMI_Handler /* -14 NMI Handler */
  35. .long HardFault_Handler /* -13 Hard Fault Handler */
  36. .long 0 /* Reserved */
  37. .long 0 /* Reserved */
  38. .long 0 /* Reserved */
  39. .long 0 /* Reserved */
  40. .long 0 /* Reserved */
  41. .long 0 /* Reserved */
  42. .long 0 /* Reserved */
  43. .long SVC_Handler /* -5 SVCall Handler */
  44. .long 0 /* Reserved */
  45. .long 0 /* Reserved */
  46. .long PendSV_Handler /* -2 PendSV Handler */
  47. .long SysTick_Handler /* -1 SysTick Handler */
  48. /* Interrupts */
  49. .long Interrupt0_Handler /* 0 Interrupt 0 */
  50. .long Interrupt1_Handler /* 1 Interrupt 1 */
  51. .long Interrupt2_Handler /* 2 Interrupt 2 */
  52. .long Interrupt3_Handler /* 3 Interrupt 3 */
  53. .long Interrupt4_Handler /* 4 Interrupt 4 */
  54. .long Interrupt5_Handler /* 5 Interrupt 5 */
  55. .long Interrupt6_Handler /* 6 Interrupt 6 */
  56. .long Interrupt7_Handler /* 7 Interrupt 7 */
  57. .long Interrupt8_Handler /* 8 Interrupt 8 */
  58. .long Interrupt9_Handler /* 9 Interrupt 9 */
  59. .space ( 22 * 4) /* Interrupts 10 .. 31 are left out */
  60. __Vectors_End:
  61. .equ __Vectors_Size, __Vectors_End - __Vectors
  62. .size __Vectors, . - __Vectors
  63. .thumb
  64. .section .text
  65. .align 2
  66. .thumb_func
  67. .type Reset_Handler, %function
  68. .globl Reset_Handler
  69. .fnstart
  70. Reset_Handler:
  71. bl SystemInit
  72. ldr r4, =__copy_table_start__
  73. ldr r5, =__copy_table_end__
  74. .L_loop0:
  75. cmp r4, r5
  76. bge .L_loop0_done
  77. ldr r1, [r4] /* source address */
  78. ldr r2, [r4, #4] /* destination address */
  79. ldr r3, [r4, #8] /* word count */
  80. lsls r3, r3, #2 /* byte count */
  81. .L_loop0_0:
  82. subs r3, #4 /* decrement byte count */
  83. blt .L_loop0_0_done
  84. ldr r0, [r1, r3]
  85. str r0, [r2, r3]
  86. b .L_loop0_0
  87. .L_loop0_0_done:
  88. adds r4, #12
  89. b .L_loop0
  90. .L_loop0_done:
  91. ldr r3, =__zero_table_start__
  92. ldr r4, =__zero_table_end__
  93. .L_loop2:
  94. cmp r3, r4
  95. bge .L_loop2_done
  96. ldr r1, [r3] /* destination address */
  97. ldr r2, [r3, #4] /* word count */
  98. lsls r2, r2, #2 /* byte count */
  99. movs r0, 0
  100. .L_loop2_0:
  101. subs r2, #4 /* decrement byte count */
  102. blt .L_loop2_0_done
  103. str r0, [r1, r2]
  104. b .L_loop2_0
  105. .L_loop2_0_done:
  106. adds r3, #8
  107. b .L_loop2
  108. .L_loop2_done:
  109. bl _start
  110. .fnend
  111. .size Reset_Handler, . - Reset_Handler
  112. /* The default macro is not used for HardFault_Handler
  113. * because this results in a poor debug illusion.
  114. */
  115. .thumb_func
  116. .type HardFault_Handler, %function
  117. .weak HardFault_Handler
  118. .fnstart
  119. HardFault_Handler:
  120. b .
  121. .fnend
  122. .size HardFault_Handler, . - HardFault_Handler
  123. .thumb_func
  124. .type Default_Handler, %function
  125. .weak Default_Handler
  126. .fnstart
  127. Default_Handler:
  128. b .
  129. .fnend
  130. .size Default_Handler, . - Default_Handler
  131. /* Macro to define default exception/interrupt handlers.
  132. * Default handler are weak symbols with an endless loop.
  133. * They can be overwritten by real handlers.
  134. */
  135. .macro Set_Default_Handler Handler_Name
  136. .weak \Handler_Name
  137. .set \Handler_Name, Default_Handler
  138. .endm
  139. /* Default exception/interrupt handler */
  140. Set_Default_Handler NMI_Handler
  141. Set_Default_Handler SVC_Handler
  142. Set_Default_Handler PendSV_Handler
  143. Set_Default_Handler SysTick_Handler
  144. Set_Default_Handler Interrupt0_Handler
  145. Set_Default_Handler Interrupt1_Handler
  146. Set_Default_Handler Interrupt2_Handler
  147. Set_Default_Handler Interrupt3_Handler
  148. Set_Default_Handler Interrupt4_Handler
  149. Set_Default_Handler Interrupt5_Handler
  150. Set_Default_Handler Interrupt6_Handler
  151. Set_Default_Handler Interrupt7_Handler
  152. Set_Default_Handler Interrupt8_Handler
  153. Set_Default_Handler Interrupt9_Handler
  154. .end