| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388 |
- /* ----------------------------------------------------------------------
- * Project: CMSIS DSP Library
- * Title: arm_mat_vec_mult_q15.c
- * Description: Q15 matrix and vector multiplication
- *
- * $Date: 23 April 2021
- *
- * $Revision: V1.9.0
- *
- * Target Processor: Cortex-M and Cortex-A cores
- * -------------------------------------------------------------------- */
- /*
- * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
- *
- * SPDX-License-Identifier: Apache-2.0
- *
- * Licensed under the Apache License, Version 2.0 (the License); you may
- * not use this file except in compliance with the License.
- * You may obtain a copy of the License at
- *
- * www.apache.org/licenses/LICENSE-2.0
- *
- * Unless required by applicable law or agreed to in writing, software
- * distributed under the License is distributed on an AS IS BASIS, WITHOUT
- * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
- * See the License for the specific language governing permissions and
- * limitations under the License.
- */
- #include "dsp/matrix_functions.h"
- /**
- * @ingroup groupMatrix
- */
- /**
- * @addtogroup MatrixVectMult
- * @{
- */
- /**
- * @brief Q15 matrix and vector multiplication.
- * @param[in] *pSrcMat points to the input matrix structure
- * @param[in] *pVec points to input vector
- * @param[out] *pDst points to output vector
- */
- #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
- #include "arm_helium_utils.h"
- void arm_mat_vec_mult_q15(
- const arm_matrix_instance_q15 * pSrcMat,
- const q15_t *pSrcVec,
- q15_t *pDstVec)
- {
- const q15_t *pMatSrc = pSrcMat->pData;
- const q15_t *pMat0, *pMat1;
- uint32_t numRows = pSrcMat->numRows;
- uint32_t numCols = pSrcMat->numCols;
- q15_t *px;
- int32_t row;
- uint16_t blkCnt; /* loop counters */
- row = numRows;
- px = pDstVec;
- /*
- * compute 3x64-bit accumulators per loop
- */
- while (row >= 3)
- {
- q15_t const *pMat0Vec, *pMat1Vec, *pMat2Vec, *pVec;
- const q15_t *pMat2;
- q15_t const *pSrcVecPtr = pSrcVec;
- q63_t acc0, acc1, acc2;
- q15x8_t vecMatA0, vecMatA1, vecMatA2, vecIn;
- pVec = pSrcVec;
- /*
- * Initialize the pointer pIn1 to point to the starting address of the column being processed
- */
- pMat0 = pMatSrc;
- pMat1 = pMat0 + numCols;
- pMat2 = pMat1 + numCols;
- acc0 = 0LL;
- acc1 = 0LL;
- acc2 = 0LL;
- pMat0Vec = pMat0;
- pMat1Vec = pMat1;
- pMat2Vec = pMat2;
- pVec = pSrcVecPtr;
- blkCnt = numCols >> 3;
- while (blkCnt > 0U)
- {
- vecMatA0 = vld1q(pMat0Vec);
- pMat0Vec += 8;
- vecMatA1 = vld1q(pMat1Vec);
- pMat1Vec += 8;
- vecMatA2 = vld1q(pMat2Vec);
- pMat2Vec += 8;
- vecIn = vld1q(pVec);
- pVec += 8;
- acc0 = vmlaldavaq(acc0, vecIn, vecMatA0);
- acc1 = vmlaldavaq(acc1, vecIn, vecMatA1);
- acc2 = vmlaldavaq(acc2, vecIn, vecMatA2);
- blkCnt--;
- }
- /*
- * tail
- * (will be merged thru tail predication)
- */
- blkCnt = numCols & 7;
- if (blkCnt > 0U)
- {
- mve_pred16_t p0 = vctp16q(blkCnt);
- vecMatA0 = vld1q(pMat0Vec);
- vecMatA1 = vld1q(pMat1Vec);
- vecMatA2 = vld1q(pMat2Vec);
- vecIn = vldrhq_z_s16(pVec, p0);
- acc0 = vmlaldavaq(acc0, vecIn, vecMatA0);
- acc1 = vmlaldavaq(acc1, vecIn, vecMatA1);
- acc2 = vmlaldavaq(acc2, vecIn, vecMatA2);
- }
- *px++ = MVE_ASRL_SAT16(acc0, 15);
- *px++ = MVE_ASRL_SAT16(acc1, 15);
- *px++ = MVE_ASRL_SAT16(acc2, 15);
- pMatSrc += numCols * 3;
- /*
- * Decrement the row loop counter
- */
- row -= 3;
- }
- /*
- * process any remaining rows pair
- */
- if (row >= 2)
- {
- q15_t const *pMat0Vec, *pMat1Vec, *pVec;
- q15_t const *pSrcVecPtr = pSrcVec;
- q63_t acc0, acc1;
- q15x8_t vecMatA0, vecMatA1, vecIn;
- /*
- * For every row wise process, the pInVec pointer is set
- * to the starting address of the vector
- */
- pVec = pSrcVec;
- /*
- * Initialize the pointer pIn1 to point to the starting address of the column being processed
- */
- pMat0 = pMatSrc;
- pMat1 = pMat0 + numCols;
- acc0 = 0LL;
- acc1 = 0LL;
- pMat0Vec = pMat0;
- pMat1Vec = pMat1;
- pVec = pSrcVecPtr;
- blkCnt = numCols >> 3;
- while (blkCnt > 0U)
- {
- vecMatA0 = vld1q(pMat0Vec);
- pMat0Vec += 8;
- vecMatA1 = vld1q(pMat1Vec);
- pMat1Vec += 8;
- vecIn = vld1q(pVec);
- pVec += 8;
- acc0 = vmlaldavaq(acc0, vecIn, vecMatA0);
- acc1 = vmlaldavaq(acc1, vecIn, vecMatA1);
- blkCnt--;
- }
- /*
- * tail
- * (will be merged thru tail predication)
- */
- blkCnt = numCols & 7;
- if (blkCnt > 0U)
- {
- mve_pred16_t p0 = vctp16q(blkCnt);
- vecMatA0 = vld1q(pMat0Vec);
- vecMatA1 = vld1q(pMat1Vec);
- vecIn = vldrhq_z_s16(pVec, p0);
- acc0 = vmlaldavaq(acc0, vecIn, vecMatA0);
- acc1 = vmlaldavaq(acc1, vecIn, vecMatA1);
- }
- *px++ = MVE_ASRL_SAT16(acc0, 15);
- *px++ = MVE_ASRL_SAT16(acc1, 15);
- pMatSrc += numCols * 2;
- /*
- * Decrement the row loop counter
- */
- row -= 2;
- }
- if (row >= 1)
- {
- q15_t const *pMat0Vec, *pVec;
- q15_t const *pSrcVecPtr = pSrcVec;
- q63_t acc0;
- q15x8_t vecMatA0, vecIn;
- /*
- * For every row wise process, the pInVec pointer is set
- * to the starting address of the vector
- */
- pVec = pSrcVec;
- /*
- * Initialize the pointer pIn1 to point to the starting address of the column being processed
- */
- pMat0 = pMatSrc;
- acc0 = 0LL;
- pMat0Vec = pMat0;
- pVec = pSrcVecPtr;
- blkCnt = numCols >> 3;
- while (blkCnt > 0U)
- {
- vecMatA0 = vld1q(pMat0Vec);
- pMat0Vec += 8;
- vecIn = vld1q(pVec);
- pVec += 8;
- acc0 = vmlaldavaq(acc0, vecIn, vecMatA0);
- blkCnt--;
- }
- /*
- * tail
- * (will be merged thru tail predication)
- */
- blkCnt = numCols & 7;
- if (blkCnt > 0U)
- {
- mve_pred16_t p0 = vctp16q(blkCnt);
- vecMatA0 = vld1q(pMat0Vec);
- vecIn = vldrhq_z_s16(pVec, p0);
- acc0 = vmlaldavaq(acc0, vecIn, vecMatA0);
- }
- *px++ = MVE_ASRL_SAT16(acc0, 15);
- }
- }
- #else
- void arm_mat_vec_mult_q15(const arm_matrix_instance_q15 *pSrcMat, const q15_t *pVec, q15_t *pDst)
- {
- uint32_t numRows = pSrcMat->numRows;
- uint32_t numCols = pSrcMat->numCols;
- const q15_t *pSrcA = pSrcMat->pData;
- const q15_t *pInA1; /* input data matrix pointer A of Q15 type */
- const q15_t *pInA2; /* input data matrix pointer A of Q15 type */
- const q15_t *pInA3; /* input data matrix pointer A of Q15 type */
- const q15_t *pInA4; /* input data matrix pointer A of Q15 type */
- const q15_t *pInVec; /* input data matrix pointer B of Q15 type */
- q15_t *px; /* Temporary output data matrix pointer */
- uint16_t i, row, colCnt; /* loop counters */
- q31_t matData, matData2, vecData, vecData2;
- /* Process 4 rows at a time */
- row = numRows >> 2;
- i = 0u;
- px = pDst;
- /* The following loop performs the dot-product of each row in pSrcA with the vector */
- /* row loop */
- while (row > 0) {
- /* Initialize accumulators */
- q63_t sum1 = 0;
- q63_t sum2 = 0;
- q63_t sum3 = 0;
- q63_t sum4 = 0;
- /* For every row wise process, the pInVec pointer is set
- ** to the starting address of the vector */
- pInVec = pVec;
- /* Loop unrolling: process 2 columns per iteration */
- colCnt = numCols >> 1;
- /* Initialize pointers to the starting address of the column being processed */
- pInA1 = pSrcA + i;
- pInA2 = pInA1 + numCols;
- pInA3 = pInA2 + numCols;
- pInA4 = pInA3 + numCols;
- // Main loop: matrix-vector multiplication
- while (colCnt > 0u) {
- // Read 2 values from vector
- vecData = read_q15x2_ia (&pInVec);
- // Read 8 values from the matrix - 2 values from each of 4 rows, and do multiply accumulate
- matData = read_q15x2_ia (&pInA1);
- sum1 = __SMLALD(matData, vecData, sum1);
- matData = read_q15x2_ia (&pInA2);
- sum2 = __SMLALD(matData, vecData, sum2);
- matData = read_q15x2_ia (&pInA3);
- sum3 = __SMLALD(matData, vecData, sum3);
- matData = read_q15x2_ia (&pInA4);
- sum4 = __SMLALD(matData, vecData, sum4);
- // Decrement the loop counter
- colCnt--;
- }
- /* process any remaining columns */
- colCnt = numCols & 1u;
- if (numCols & 1u) {
- vecData = *pInVec++;
- sum1 += (q63_t)*pInA1++ * vecData;
- sum2 += (q63_t)*pInA2++ * vecData;
- sum3 += (q63_t)*pInA3++ * vecData;
- sum4 += (q63_t)*pInA4++ * vecData;
- }
- /* Saturate and store the result in the destination buffer */
- *px++ = (q15_t)(__SSAT((sum1 >> 15), 16));
- *px++ = (q15_t)(__SSAT((sum2 >> 15), 16));
- *px++ = (q15_t)(__SSAT((sum3 >> 15), 16));
- *px++ = (q15_t)(__SSAT((sum4 >> 15), 16));
- i = i + numCols * 4;
- /* Decrement the row loop counter */
- row--;
- }
- /* process any remaining rows */
- row = numRows & 3u;
- while (row > 0) {
- q63_t sum = 0;
- pInVec = pVec;
- pInA1 = pSrcA + i;
- // loop unrolling - process 4 elements at a time
- colCnt = numCols >> 2;
- while (colCnt > 0) {
- vecData = read_q15x2_ia (&pInVec);
- vecData2 = read_q15x2_ia (&pInVec);
- matData = read_q15x2_ia (&pInA1);
- matData2 = read_q15x2_ia (&pInA1);
- sum = __SMLALD(matData, vecData, sum);
- sum = __SMLALD(matData2, vecData2, sum);
- colCnt--;
- }
- // process remainder of row
- colCnt = numCols & 3u;
- while (colCnt > 0) {
- sum += (q63_t)*pInA1++ * *pInVec++;
- colCnt--;
- }
- *px++ = (q15_t)(__SSAT((sum >> 15), 16));
- i = i + numCols;
- row--;
- }
- }
- #endif /* defined(ARM_MATH_MVEI) */
- /**
- * @} end of MatrixMult group
- */
|