Browse Source

SoC/evalsoc: Add .riscv.jvt section for zcmt support

Signed-off-by: Huaqi Fang <578567190@qq.com>
Huaqi Fang 6 months ago
parent
commit
e8f766e72e

+ 7 - 3
SoC/evalsoc/Board/nuclei_fpga_eval/Source/GCC/gcc_evalsoc_sram.ld

@@ -63,9 +63,6 @@ SECTIONS
   {
     *(.text.unlikely .text.unlikely.*)
     *(.text.startup .text.startup.*)
-    . = ALIGN(8);
-    PROVIDE( __jvt_base$ = . );
-    *(.text.tbljal .text.tbljal.*)
     *(.text .text.*)
     *(.gnu.linkonce.t.*)
     /* .fini */
@@ -105,6 +102,13 @@ SECTIONS
     KEEP (*(.dtors))
   } >ROM AT>ROM
 
+  .riscv.jvt  :
+  {
+    /* https://github.com/riscv-non-isa/riscv-elf-psabi-doc/pull/349 */
+    PROVIDE( __jvt_base$ = ALIGN(64) );
+    *(.riscv.jvt .riscv.jvt.*)
+  } >ROM AT>ROM
+
   PROVIDE( _text_lma = LOADADDR(.text) );
   PROVIDE( _text = ADDR(.text) );
   PROVIDE (_etext = .);

+ 1 - 0
doc/source/changelog.rst

@@ -10,6 +10,7 @@ V0.2.1
 
   - Fix missing return for IRQC_Register_IRQ for evalsoc
   - Add NMI exception support for evalsoc, exception code is ``0xFFF``
+  - Support ``zcmt`` extension in evalsoc linker script file
 
 
 V0.2.0