 Huaqi Fang
|
ebe6805c92
NMSIS/Core: Add S-mode ECLIC interrupt pending control APIs and update changelog
|
1 неделя назад |
|
Huaqi Fang
|
07b531e14a
OS/RTThread: Add S-mode ECLICv2 hardware context auto-save support
|
2 недель назад |
|
Huaqi Fang
|
620ef95eac
NMSIS/Core: Add ECLICv2 shadow register level register APIs and update changelog
|
1 неделя назад |
|
Huaqi Fang
|
e5ad9208a0
NMSIS/Core: Update CSR structures with new fields and bit definitions
|
1 неделя назад |
|
Huaqi Fang
|
29eb165d92
NMSIS/Core: Add ECLIC v2 shadow register APIs and update CLICINFO structure
|
1 неделя назад |
|
Huaqi Fang
|
39b8e6a256
NMSIS/Core: Add ECLIC v2 shadow register level APIs
|
1 неделя назад |
|
Huaqi Fang
|
a56a756d97
doc: Update changelog for FreeRTOS timer setup fix and ECLIC v2 npk config
|
2 недель назад |
|
Huaqi Fang
|
587b4db9b1
SoC/evalsoc: Add ECLIC version selection option in npk.yml
|
2 недель назад |
|
Huaqi Fang
|
579f67d990
OS/FreeRTOS: Move vPortSetupTimerInterrupt() call to correct location
|
2 недель назад |
|
qiujiandong
|
03540b9c94
application: probe and show vlenb in `cpuinfo`
|
2 недель назад |
|
dongyongtao
|
a805576668
doc/app.rst: fix dcachemiss_readonebyte to 1 according to newest cpu
|
2 недель назад |
|
Huaqi Fang
|
0e6c868f8d
OS/FreeRTOS: Fix task switch interrupt handling in xPortTaskSwitch
|
2 недель назад |
|
Huaqi Fang
|
f9b6ab4f58
ideprojects/iar: add note for eclicv2 support in iar workbench
|
2 недель назад |
|
Huaqi Fang
|
ac50ea2bdf
SoC/evalsoc: Update interrupt vector alignment for RV64 support and define top of
|
2 недель назад |
|
Huaqi Fang
|
0c8b5ca5de
SoC/evalsoc: Add ECLICv2 support for IAR assembly files
|
2 недель назад |
|
Huaqi Fang
|
de4510b1d7
doc: Add ECLICv2 support documentation
|
2 недель назад |
|
Huaqi Fang
|
5a4e75867a
OS: Add ECLICv2 support with hardware context auto-save for all RTOS
|
2 недель назад |
|
Huaqi Fang
|
7cc25809d3
SoC/evalsoc: Add ECLICv2 support with hardware context auto-save feature
|
2 недель назад |
|
Huaqi Fang
|
ca1ccd9f75
NMSIS/Core: Add ECLIC v2 related CSR and bit macro
|
2 недель назад |
|
qiujiandong
|
73cc941a43
doc: add changelog about SMPCC related changes
|
3 недель назад |
|
qiujiandong
|
a2f397e8af
doc: add documentation about demo_smpcc
|
3 недель назад |
|
qiujiandong
|
703a83030c
tools/configs: add demo_smpcc ci configs
|
3 недель назад |
|
qiujiandong
|
c6bfc36fc4
application: add demo_smpcc to show SMP info and L2 cache related operations
|
1 месяц назад |
|
qiujiandong
|
0d7e6a9b46
NMSIS/Core: replace L2 cache rd/wr hit event with rd/wr count event in `nmsis_bench.h`
|
3 недель назад |
|
qiujiandong
|
3056f0e916
NMSIS/Core: add CCache CCM related APIs in `core_feature_cache.h`
|
1 месяц назад |
|
qiujiandong
|
7355a8b54b
NMSIS/Core: add SMP and CCache related APIs in `core_feature_smpcc.h`
|
1 месяц назад |
|
qiujiandong
|
9ce0578f4c
SoC/evalsoc: add new MACRO `__CPU_PA_SIZE`
|
3 недель назад |
|
Huaqi Fang
|
55f08633f5
SoC/evalsoc: check n100 with irqc correctly
|
3 недель назад |
|
Huaqi Fang
|
c09af867a8
NMSIS/Core: relocate fence utilities and enforce ordering before CSR reads
|
3 недель назад |
|
Huaqi Fang
|
94a81b4539
doc: update changelog for n100 cpu with eclic changes
|
3 недель назад |
