bench_n600.json 1.4 KB

12345678910111213141516171819202122232425
  1. {
  2. "build_config": {
  3. "SOC": "evalsoc",
  4. "CPU_SERIES": "600"
  5. },
  6. "build_configs": {
  7. "rv32imac": {"CORE":"n600"},
  8. "rv32imac_zicond": {"CORE":"n600", "ARCH_EXT":"_zicond"},
  9. "rv32imacb": {"CORE":"n600", "ARCH_EXT":"_zba_zbb_zbc_zbs"},
  10. "rv32imacb_zicond": {"CORE":"n600", "ARCH_EXT":"_zba_zbb_zbc_zbs_zicond"},
  11. "rv32imab_zc_zicond": {"CORE":"n600", "ARCH_EXT":"_zca_zcb_zcmp_zcmt_zba_zbb_zbc_zbs_zicond"},
  12. "rv32imacbp": {"CORE":"n600", "ARCH_EXT":"_zba_zbb_zbc_zbs_xxldspn1x"},
  13. "rv32imafc": {"CORE":"n600f", "ARCH_EXT":""},
  14. "rv32imafcb": {"CORE":"n600f", "ARCH_EXT":"_zba_zbb_zbc_zbs"},
  15. "rv32imafcp": {"CORE":"n600f", "ARCH_EXT":"_xxldspn1x"},
  16. "rv32imafcbp": {"CORE":"n600f", "ARCH_EXT":"_zba_zbb_zbc_zbs_xxldspn1x"},
  17. "rv32imafcbp_zicond": {"CORE":"n600f", "ARCH_EXT":"_zba_zbb_zbc_zbs_zicond_xxldspn1x"},
  18. "rv32imafdc": {"CORE":"n600fd", "ARCH_EXT":""},
  19. "rv32imafdcb": {"CORE":"n600fd", "ARCH_EXT":"_zba_zbb_zbc_zbs"},
  20. "rv32imafdcp": {"CORE":"n600fd", "ARCH_EXT":"_xxldspn1x"},
  21. "rv32imafdcbp": {"CORE":"n600fd", "ARCH_EXT":"_zba_zbb_zbc_zbs_xxldspn1x"},
  22. "rv32imafdbp_zc_zicond": {"CORE":"n600fd", "ARCH_EXT":"_zba_zbb_zbc_zbs_zca_zcb_zcf_zcmp_zcmt_zicond_xxldspn1x"},
  23. "rv32imafdcbp_zicond": {"CORE":"n600fd", "ARCH_EXT":"_zba_zbb_zbc_zbs_zicond_xxldspn1x"}
  24. }
  25. }