u900.json 1.7 KB

12345678910111213141516171819202122232425262728
  1. {
  2. "build_config": {
  3. "CPU_SERIES": "900"
  4. },
  5. "build_configs": {
  6. "rv32imac": {"CORE":"u900"},
  7. "rv32imacb": {"CORE":"u900", "ARCH_EXT":"_zba_zbb_zbc_zbs"},
  8. "rv32imacbp": {"CORE":"u900", "ARCH_EXT":"_zba_zbb_zbc_zbs_xxldspn1x"},
  9. "rv32imafc": {"CORE":"u900f", "ARCH_EXT":""},
  10. "rv32imafcb": {"CORE":"u900f", "ARCH_EXT":"_zba_zbb_zbc_zbs"},
  11. "rv32imafcp": {"CORE":"u900f", "ARCH_EXT":"_xxldspn1x"},
  12. "rv32imafcbp": {"CORE":"u900f", "ARCH_EXT":"_zba_zbb_zbc_zbs_xxldspn1x"},
  13. "rv32imafdc": {"CORE":"u900fd", "ARCH_EXT":""},
  14. "rv32imafdcb": {"CORE":"u900fd", "ARCH_EXT":"_zba_zbb_zbc_zbs"},
  15. "rv32imafdcp": {"CORE":"u900fd", "ARCH_EXT":"_xxldspn1x"},
  16. "rv32imafdcbp": {"CORE":"u900fd", "ARCH_EXT":"_zba_zbb_zbc_zbs_xxldspn1x"},
  17. "rv32imafdcbp_zicond": {"CORE":"u900fd", "ARCH_EXT":"_zba_zbb_zbc_zbs_zicond_xxldspn1x", "NMSIS_LIB_ARCH": "rv32imafdc_zba_zbb_zbc_zbs_xxldspn1x"},
  18. "rv32imafcv": {"CORE":"u900f", "ARCH_EXT":"_zve32f"},
  19. "rv32imafcbv": {"CORE":"u900f", "ARCH_EXT":"_zve32f_zba_zbb_zbc_zbs"},
  20. "rv32imafcpv": {"CORE":"u900f", "ARCH_EXT":"_zve32f_xxldspn1x"},
  21. "rv32imafcbpv": {"CORE":"u900f", "ARCH_EXT":"_zve32f_zba_zbb_zbc_zbs_xxldspn1x"},
  22. "rv32imafdcv": {"CORE":"u900fd", "ARCH_EXT":"_zve32f"},
  23. "rv32imafdcbv": {"CORE":"u900fd", "ARCH_EXT":"_zve32f_zba_zbb_zbc_zbs"},
  24. "rv32imafdcpv": {"CORE":"u900fd", "ARCH_EXT":"_zve32f_xxldspn1x"},
  25. "rv32imafdcbpv": {"CORE":"u900fd", "ARCH_EXT":"_zve32f_zba_zbb_zbc_zbs_xxldspn1x"},
  26. "rv32imafdcbpv_zicond": {"CORE":"u900fd", "ARCH_EXT":"_zve32f_zba_zbb_zbc_zbs_zicond_xxldspn1x", "NMSIS_LIB_ARCH": "rv32imafdc_zve32f_zba_zbb_zbc_zbs_xxldspn1x"}
  27. }
  28. }