common_data.c 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133
  1. /* generated common source file - do not edit */
  2. #include "common_data.h"
  3. icu_instance_ctrl_t g_external_irq7_ctrl;
  4. const external_irq_cfg_t g_external_irq7_cfg =
  5. {
  6. .channel = 7,
  7. .trigger = EXTERNAL_IRQ_TRIG_FALLING,
  8. .filter_enable = true,
  9. .clock_source_div = EXTERNAL_IRQ_CLOCK_SOURCE_DIV_64,
  10. .p_callback = irq_callback,
  11. /** If NULL then do not add & */
  12. #if defined(NULL)
  13. .p_context = NULL,
  14. #else
  15. .p_context = &NULL,
  16. #endif
  17. .p_extend = NULL,
  18. .ipl = (12),
  19. #if defined(VECTOR_NUMBER_IRQ7)
  20. .irq = VECTOR_NUMBER_IRQ7,
  21. #else
  22. .irq = FSP_INVALID_VECTOR,
  23. #endif
  24. };
  25. /* Instance structure to use this module. */
  26. const external_irq_instance_t g_external_irq7 =
  27. {
  28. .p_ctrl = &g_external_irq7_ctrl,
  29. .p_cfg = &g_external_irq7_cfg,
  30. .p_api = &g_external_irq_on_icu
  31. };
  32. icu_instance_ctrl_t g_external_irq6_ctrl;
  33. const external_irq_cfg_t g_external_irq6_cfg =
  34. {
  35. .channel = 6,
  36. .trigger = EXTERNAL_IRQ_TRIG_FALLING,
  37. .filter_enable = true,
  38. .clock_source_div = EXTERNAL_IRQ_CLOCK_SOURCE_DIV_64,
  39. .p_callback = irq_callback,
  40. /** If NULL then do not add & */
  41. #if defined(NULL)
  42. .p_context = NULL,
  43. #else
  44. .p_context = &NULL,
  45. #endif
  46. .p_extend = NULL,
  47. .ipl = (12),
  48. #if defined(VECTOR_NUMBER_IRQ6)
  49. .irq = VECTOR_NUMBER_IRQ6,
  50. #else
  51. .irq = FSP_INVALID_VECTOR,
  52. #endif
  53. };
  54. /* Instance structure to use this module. */
  55. const external_irq_instance_t g_external_irq6 =
  56. {
  57. .p_ctrl = &g_external_irq6_ctrl,
  58. .p_cfg = &g_external_irq6_cfg,
  59. .p_api = &g_external_irq_on_icu
  60. };
  61. /** IOPORT interface configuration for event link **/
  62. const ioport_extend_cfg_t g_ioport_cfg_extend =
  63. {
  64. .port_group_output_cfg[IOPORT_PORT_GROUP_1] =
  65. {
  66. .pin_select = (uint8_t)( IOPORT_EVENT_PIN_SELECTION_NONE),
  67. .operation = IOPORT_EVENT_OUTPUT_OPERATION_LOW
  68. },
  69. .port_group_output_cfg[IOPORT_PORT_GROUP_2] =
  70. {
  71. .pin_select = (uint8_t)( IOPORT_EVENT_PIN_SELECTION_NONE),
  72. .operation = IOPORT_EVENT_OUTPUT_OPERATION_LOW
  73. },
  74. .port_group_input_cfg[IOPORT_PORT_GROUP_1] =
  75. {
  76. .event_control = IOPORT_EVENT_CONTROL_DISABLE,
  77. .pin_select = (uint8_t)( IOPORT_EVENT_PIN_SELECTION_NONE),
  78. .edge_detection = IOPORT_EVENT_DETECTION_RISING_EDGE,
  79. .overwrite_control = IOPORT_EVENT_CONTROL_DISABLE,
  80. .buffer_init_value = IOPORT_EVENT_INITIAL_BUFFER_VALUE_LOW << 7U | IOPORT_EVENT_INITIAL_BUFFER_VALUE_LOW << 6U | IOPORT_EVENT_INITIAL_BUFFER_VALUE_LOW << 5U | IOPORT_EVENT_INITIAL_BUFFER_VALUE_LOW << 4U | IOPORT_EVENT_INITIAL_BUFFER_VALUE_LOW << 3U | IOPORT_EVENT_INITIAL_BUFFER_VALUE_LOW << 2U | IOPORT_EVENT_INITIAL_BUFFER_VALUE_LOW << 1U | IOPORT_EVENT_INITIAL_BUFFER_VALUE_LOW
  81. },
  82. .port_group_input_cfg[IOPORT_PORT_GROUP_2] =
  83. {
  84. .event_control = IOPORT_EVENT_CONTROL_DISABLE,
  85. .pin_select = (uint8_t)( IOPORT_EVENT_PIN_SELECTION_NONE),
  86. .edge_detection = IOPORT_EVENT_DETECTION_RISING_EDGE,
  87. .overwrite_control = IOPORT_EVENT_CONTROL_DISABLE,
  88. .buffer_init_value = IOPORT_EVENT_INITIAL_BUFFER_VALUE_LOW << 7U | IOPORT_EVENT_INITIAL_BUFFER_VALUE_LOW << 6U | IOPORT_EVENT_INITIAL_BUFFER_VALUE_LOW << 5U | IOPORT_EVENT_INITIAL_BUFFER_VALUE_LOW << 4U | IOPORT_EVENT_INITIAL_BUFFER_VALUE_LOW << 3U | IOPORT_EVENT_INITIAL_BUFFER_VALUE_LOW << 2U | IOPORT_EVENT_INITIAL_BUFFER_VALUE_LOW << 1U | IOPORT_EVENT_INITIAL_BUFFER_VALUE_LOW
  89. },
  90. .single_port_cfg[IOPORT_SINGLE_PORT_0] =
  91. {
  92. .event_control = IOPORT_EVENT_CONTROL_DISABLE,
  93. .direction = IOPORT_EVENT_DIRECTION_OUTPUT,
  94. .port_num = (uint16_t)BSP_IO_PORT_16_PIN_0,
  95. .operation = IOPORT_EVENT_OUTPUT_OPERATION_LOW,
  96. .edge_detection = IOPORT_EVENT_DETECTION_RISING_EDGE
  97. },
  98. .single_port_cfg[IOPORT_SINGLE_PORT_1] =
  99. {
  100. .event_control = IOPORT_EVENT_CONTROL_DISABLE,
  101. .direction = IOPORT_EVENT_DIRECTION_OUTPUT,
  102. .port_num = (uint16_t)BSP_IO_PORT_16_PIN_0,
  103. .operation = IOPORT_EVENT_OUTPUT_OPERATION_LOW,
  104. .edge_detection = IOPORT_EVENT_DETECTION_RISING_EDGE
  105. },
  106. .single_port_cfg[IOPORT_SINGLE_PORT_2] =
  107. {
  108. .event_control = IOPORT_EVENT_CONTROL_DISABLE,
  109. .direction = IOPORT_EVENT_DIRECTION_OUTPUT,
  110. .port_num = (uint16_t)BSP_IO_PORT_16_PIN_0,
  111. .operation = IOPORT_EVENT_OUTPUT_OPERATION_LOW,
  112. .edge_detection = IOPORT_EVENT_DETECTION_RISING_EDGE
  113. },
  114. .single_port_cfg[IOPORT_SINGLE_PORT_3] =
  115. {
  116. .event_control = IOPORT_EVENT_CONTROL_DISABLE,
  117. .direction = IOPORT_EVENT_DIRECTION_OUTPUT,
  118. .port_num = (uint16_t)BSP_IO_PORT_16_PIN_0,
  119. .operation = IOPORT_EVENT_OUTPUT_OPERATION_LOW,
  120. .edge_detection = IOPORT_EVENT_DETECTION_RISING_EDGE
  121. }
  122. };
  123. ioport_instance_ctrl_t g_ioport_ctrl;
  124. const ioport_instance_t g_ioport =
  125. {
  126. .p_api = &g_ioport_on_ioport,
  127. .p_ctrl = &g_ioport_ctrl,
  128. .p_cfg = &g_bsp_pin_cfg
  129. };
  130. void g_common_init(void) {
  131. }