vector_data.c 1.8 KB

123456789101112131415161718192021222324252627
  1. /* generated vector source file - do not edit */
  2. #include "bsp_api.h"
  3. /* Do not build these data structures if no interrupts are currently allocated because IAR will have build errors. */
  4. #if VECTOR_DATA_IRQ_COUNT > 0
  5. BSP_DONT_REMOVE const fsp_vector_t g_vector_table[BSP_ICU_VECTOR_MAX_ENTRIES] =
  6. {
  7. [251] = gmac_isr_pmt, /* GMAC_PMT (GMAC1 power management) */
  8. [252] = gmac_isr_sbd, /* GMAC_SBD (GMAC1 general interrupt) */
  9. [253] = ethsw_isr_intr, /* ETHSW_INTR (Ethernet Switch interrupt) */
  10. [288] = sci_uart_eri_isr, /* SCI0_ERI (SCI0 Receive error) */
  11. [289] = sci_uart_rxi_isr, /* SCI0_RXI (SCI0 Receive data full) */
  12. [290] = sci_uart_txi_isr, /* SCI0_TXI (SCI0 Transmit data empty) */
  13. [291] = sci_uart_tei_isr, /* SCI0_TEI (SCI0 Transmit end) */
  14. };
  15. #if (1 == BSP_FEATURE_BSP_IRQ_CR52_SEL_SUPPORTED)
  16. const bsp_interrupt_event_t g_interrupt_event_link_select[BSP_ICU_VECTOR_MAX_ENTRIES] =
  17. {
  18. [251] = BSP_PRV_CR52_SEL_ENUM(EVENT_GMAC_PMT), /* GMAC_PMT (GMAC1 power management) */
  19. [252] = BSP_PRV_CR52_SEL_ENUM(EVENT_GMAC_SBD), /* GMAC_SBD (GMAC1 general interrupt) */
  20. [253] = BSP_PRV_CR52_SEL_ENUM(EVENT_ETHSW_INTR), /* ETHSW_INTR (Ethernet Switch interrupt) */
  21. [288] = BSP_PRV_CR52_SEL_ENUM(EVENT_SCI0_ERI), /* SCI0_ERI (SCI0 Receive error) */
  22. [289] = BSP_PRV_CR52_SEL_ENUM(EVENT_SCI0_RXI), /* SCI0_RXI (SCI0 Receive data full) */
  23. [290] = BSP_PRV_CR52_SEL_ENUM(EVENT_SCI0_TXI), /* SCI0_TXI (SCI0 Transmit data empty) */
  24. [291] = BSP_PRV_CR52_SEL_ENUM(EVENT_SCI0_TEI), /* SCI0_TEI (SCI0 Transmit end) */
  25. };
  26. #endif
  27. #endif