vector_data.h 3.2 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667
  1. /* generated vector header file - do not edit */
  2. #ifndef VECTOR_DATA_H
  3. #define VECTOR_DATA_H
  4. #include "bsp_api.h"
  5. /** Common macro for FSP header files. There is also a corresponding FSP_FOOTER macro at the end of this file. */
  6. FSP_HEADER
  7. /* Number of interrupts allocated */
  8. #ifndef VECTOR_DATA_IRQ_COUNT
  9. #define VECTOR_DATA_IRQ_COUNT (7)
  10. #endif
  11. /* ISR prototypes */
  12. void gmac_isr_pmt(void);
  13. void gmac_isr_sbd(void);
  14. void ethsw_isr_intr(void);
  15. void sci_uart_eri_isr(void);
  16. void sci_uart_rxi_isr(void);
  17. void sci_uart_txi_isr(void);
  18. void sci_uart_tei_isr(void);
  19. /* Vector table allocations */
  20. #define VECTOR_NUMBER_GMAC_PMT ((IRQn_Type) 251) /* GMAC_PMT (GMAC1 power management) */
  21. #define VECTOR_NUMBER_GMAC_SBD ((IRQn_Type) 252) /* GMAC_SBD (GMAC1 general interrupt) */
  22. #define VECTOR_NUMBER_ETHSW_INTR ((IRQn_Type) 253) /* ETHSW_INTR (Ethernet Switch interrupt) */
  23. #define VECTOR_NUMBER_SCI0_ERI ((IRQn_Type) 288) /* SCI0_ERI (SCI0 Receive error) */
  24. #define VECTOR_NUMBER_SCI0_RXI ((IRQn_Type) 289) /* SCI0_RXI (SCI0 Receive data full) */
  25. #define VECTOR_NUMBER_SCI0_TXI ((IRQn_Type) 290) /* SCI0_TXI (SCI0 Transmit data empty) */
  26. #define VECTOR_NUMBER_SCI0_TEI ((IRQn_Type) 291) /* SCI0_TEI (SCI0 Transmit end) */
  27. typedef enum IRQn {
  28. SoftwareGeneratedInt0 = -32,
  29. SoftwareGeneratedInt1 = -31,
  30. SoftwareGeneratedInt2 = -30,
  31. SoftwareGeneratedInt3 = -29,
  32. SoftwareGeneratedInt4 = -28,
  33. SoftwareGeneratedInt5 = -27,
  34. SoftwareGeneratedInt6 = -26,
  35. SoftwareGeneratedInt7 = -25,
  36. SoftwareGeneratedInt8 = -24,
  37. SoftwareGeneratedInt9 = -23,
  38. SoftwareGeneratedInt10 = -22,
  39. SoftwareGeneratedInt11 = -21,
  40. SoftwareGeneratedInt12 = -20,
  41. SoftwareGeneratedInt13 = -19,
  42. SoftwareGeneratedInt14 = -18,
  43. SoftwareGeneratedInt15 = -17,
  44. DebugCommunicationsChannelInt = -10,
  45. PerformanceMonitorCounterOverflowInt = -9,
  46. CrossTriggerInterfaceInt = -8,
  47. VritualCPUInterfaceMaintenanceInt = -7,
  48. HypervisorTimerInt = -6,
  49. VirtualTimerInt = -5,
  50. NonSecurePhysicalTimerInt = -2,
  51. GMAC_PMT_IRQn = 251, /* GMAC_PMT (GMAC1 power management) */
  52. GMAC_SBD_IRQn = 252, /* GMAC_SBD (GMAC1 general interrupt) */
  53. ETHSW_INTR_IRQn = 253, /* ETHSW_INTR (Ethernet Switch interrupt) */
  54. SCI0_ERI_IRQn = 288, /* SCI0_ERI (SCI0 Receive error) */
  55. SCI0_RXI_IRQn = 289, /* SCI0_RXI (SCI0 Receive data full) */
  56. SCI0_TXI_IRQn = 290, /* SCI0_TXI (SCI0 Transmit data empty) */
  57. SCI0_TEI_IRQn = 291, /* SCI0_TEI (SCI0 Transmit end) */
  58. SHARED_PERIPHERAL_INTERRUPTS_MAX_ENTRIES = BSP_VECTOR_TABLE_MAX_ENTRIES
  59. } IRQn_Type;
  60. /** Common macro for FSP header files. There is also a corresponding FSP_HEADER macro at the top of this file. */
  61. FSP_FOOTER
  62. #endif /* VECTOR_DATA_H */