STM32_Prog_DB_0x450.xml 39 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095
  1. <?xml version="1.0" encoding="UTF-8"?>
  2. <Root xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="SCHVerif.xsd">
  3. <Device>
  4. <DeviceID>0x450</DeviceID>
  5. <Vendor>STMicroelectronics</Vendor>
  6. <Type>MCU</Type>
  7. <CPU>Cortex-M7</CPU>
  8. <Name>STM32H7xx</Name>
  9. <Series>STM32H7</Series>
  10. <Description>ARM 32-bit Cortex-M7 and ARM 32-bit Cortex-M4 dual core based device</Description>
  11. <Configurations>
  12. <!-- JTAG_SWD Interface -->
  13. <Interface name="JTAG_SWD">
  14. <Configuration number="0x0"> <!-- Security extension available && multi-core-->
  15. <SecurityEx>
  16. <WriteRegister address="0x580244F4" value="0x2"/>
  17. <ReadRegister address="0x58000528" mask="0x1" value="0x0"/>
  18. </SecurityEx>
  19. <MultiCore>
  20. <ReadRegister address="0x0" mask="0x0" value="0x4"/>
  21. </MultiCore>
  22. <!--<RomLess>
  23. <ReadRegister address="0x1FF1E880" mask="0x80" value="0x00"/>
  24. </RomLess>-->
  25. </Configuration>
  26. <Configuration number="0x1"> <!-- Security extension not available && multi-core -->
  27. <SecurityEx>
  28. <WriteRegister address="0x580244F4" value="0x2"/>
  29. <ReadRegister address="0x58000528" mask="0x1" value="0x1"/>
  30. </SecurityEx>
  31. <MultiCore>
  32. <ReadRegister address="0x0" mask="0x0" value="0x4"/>
  33. </MultiCore>
  34. <!-- <RomLess>
  35. <ReadRegister address="0x1FF1E880" mask="0x80" value="0x00"/>
  36. </RomLess> -->
  37. </Configuration>
  38. <Configuration number="0x2"> <!-- Security extension available && single core -->
  39. <SecurityEx>
  40. <WriteRegister address="0x580244F4" value="0x2"/>
  41. <ReadRegister address="0x58000528" mask="0x1" value="0x0"/>
  42. </SecurityEx>
  43. <MultiCore>
  44. <ReadRegister address="0x0" mask="0x0" value="0x3"/>
  45. </MultiCore>
  46. <RomLess>
  47. <ReadRegister address="0x1FF1E880" mask="0x80" value="0x00"/>
  48. </RomLess>
  49. </Configuration>
  50. <Configuration number="0x3"> <!-- Security extension not available && single core -->
  51. <SecurityEx>
  52. <WriteRegister address="0x580244F4" value="0x2"/>
  53. <ReadRegister address="0x58000528" mask="0x1" value="0x1"/>
  54. </SecurityEx>
  55. <MultiCore>
  56. <ReadRegister address="0x0" mask="0x0" value="0x3"/>
  57. </MultiCore>
  58. <RomLess>
  59. <ReadRegister address="0x1FF1E880" mask="0x80" value="0x00"/>
  60. </RomLess>
  61. </Configuration>
  62. <!-- ROMLESS Configurations -->
  63. <Configuration number="0x4"> <!-- Security extension available && multi-core-->
  64. <SecurityEx>
  65. <WriteRegister address="0x580244F4" value="0x2"/>
  66. <ReadRegister address="0x58000528" mask="0x1" value="0x0"/>
  67. </SecurityEx>
  68. <MultiCore>
  69. <ReadRegister address="0x0" mask="0x0" value="0x4"/>
  70. </MultiCore>
  71. <RomLess>
  72. <ReadRegister address="0x1FF1E880" mask="0x80" value="0x80"/>
  73. </RomLess>
  74. </Configuration>
  75. <Configuration number="0x5"> <!-- Security extension not available && multi-core -->
  76. <SecurityEx>
  77. <WriteRegister address="0x580244F4" value="0x2"/>
  78. <ReadRegister address="0x58000528" mask="0x1" value="0x1"/>
  79. </SecurityEx>
  80. <MultiCore>
  81. <ReadRegister address="0x0" mask="0x0" value="0x4"/>
  82. </MultiCore>
  83. <RomLess>
  84. <ReadRegister address="0x1FF1E880" mask="0x80" value="0x80"/>
  85. </RomLess>
  86. </Configuration>
  87. <Configuration number="0x6"> <!-- Security extension available && single core -->
  88. <SecurityEx>
  89. <WriteRegister address="0x580244F4" value="0x2"/>
  90. <ReadRegister address="0x58000528" mask="0x1" value="0x0"/>
  91. </SecurityEx>
  92. <MultiCore>
  93. <ReadRegister address="0x0" mask="0x0" value="0x3"/>
  94. </MultiCore>
  95. <RomLess>
  96. <ReadRegister address="0x1FF1E880" mask="0x80" value="0x80"/>
  97. </RomLess>
  98. </Configuration>
  99. <Configuration number="0x7"> <!-- Security extension not available && single core -->
  100. <RomLess>
  101. <ReadRegister address="0x1FF1E880" mask="0x80" value="0x80"/>
  102. </RomLess>
  103. <SecurityEx>
  104. <WriteRegister address="0x580244F4" value="0x2"/>
  105. <ReadRegister address="0x58000528" mask="0x1" value="0x1"/>
  106. </SecurityEx>
  107. <MultiCore>
  108. <ReadRegister address="0x0" mask="0x0" value="0x3"/>
  109. </MultiCore>
  110. </Configuration>
  111. </Interface>
  112. <!-- Bootloader Interface -->
  113. <Interface name="Bootloader">
  114. <Configuration number="0x0"> <!-- Security extension availabe && multicore--> <!-- dummy always true -->
  115. <Dummy>
  116. <ReadRegister address="0x08000000" mask="0x0" value="0x0"/>
  117. </Dummy>
  118. </Configuration>
  119. </Interface>
  120. </Configurations>
  121. <!-- Peripherals -->
  122. <Peripherals>
  123. <!-- Embedded SRAM -->
  124. <Peripheral>
  125. <Name>Embedded SRAM</Name>
  126. <Type>Storage</Type>
  127. <Description/>
  128. <ErasedValue>0x00</ErasedValue>
  129. <Access>RWE</Access>
  130. <!-- 512 KB -->
  131. <Configuration>
  132. <Parameters address="0x24000000" name="SRAM" size="0x80000"/>
  133. <Description/>
  134. <Organization>Single</Organization>
  135. <Bank name="Bank 1">
  136. <Field>
  137. <Parameters address="0x24000000" name="SRAM" occurence="0x1" size="0x80000"/>
  138. </Field>
  139. </Bank>
  140. </Configuration>
  141. </Peripheral>
  142. <!-- Embedded Flash -->
  143. <Peripheral>
  144. <Name>Embedded Flash</Name>
  145. <Type>Storage</Type>
  146. <Description>The Flash memory interface manages CPU AHB I-Code and D-Code accesses to the Flash memory. It implements the erase and program Flash memory operations and the read and write protection mechanisms</Description>
  147. <ErasedValue>0xFF</ErasedValue>
  148. <Access>RWE</Access>
  149. <FlashSize address="0x1FF1E880" default="0x200000"/>
  150. <!-- 2MB Dual Bank -->
  151. <Configuration config="0,1,2,3">
  152. <Parameters address="0x08000000" name="2 MBytes Dual Bank Embedded Flash" size="0x200000"/>
  153. <Description/>
  154. <Organization>Dual</Organization>
  155. <Allignement>0x20</Allignement>
  156. <Bank name="Bank 1">
  157. <Field>
  158. <Parameters address="0x08000000" name="sector0" occurence="0x8" size="0x20000"/>
  159. </Field>
  160. </Bank>
  161. <Bank name="Bank 2">
  162. <Field>
  163. <Parameters address="0x08100000" name="sector8" occurence="0x8" size="0x20000"/>
  164. </Field>
  165. </Bank>
  166. </Configuration>
  167. <!-- RomLess 128KB -->
  168. <Configuration config="4,5,6,7">
  169. <Parameters address="0x08000000" name="RomLess 128 KB Embedded Flash" size="0x20000"/>
  170. <Description/>
  171. <Organization>Single</Organization>
  172. <Allignement>0x20</Allignement>
  173. <Bank name="Bank 1">
  174. <Field>
  175. <Parameters address="0x08000000" name="sector0" occurence="0x1" size="0x20000"/>
  176. </Field>
  177. </Bank>
  178. </Configuration>
  179. </Peripheral>
  180. <!-- ITCM Flash -->
  181. <Peripheral>
  182. <Name>ITCM Flash</Name>
  183. <Type>Storage</Type>
  184. <Description>The Flash memory interface manages CPU AHB I-Code and D-Code accesses to the Flash memory. It implements the erase and program Flash memory operations and the read and write protection mechanisms</Description>
  185. <ErasedValue>0xFF</ErasedValue>
  186. <Access>RWE</Access>
  187. <!-- 2MB Dual Bank -->
  188. <Configuration config="0,1,2,3">
  189. <Parameters address="0x00200000" name="2 MBytes Dual Bank Embedded Flash" size="0x200000"/>
  190. <Description/>
  191. <Organization>Dual</Organization>
  192. <Allignement>0x20</Allignement>
  193. <Bank name="Bank 1">
  194. <Field>
  195. <Parameters address="0x00200000" name="sector0" occurence="0x8" size="0x20000"/>
  196. </Field>
  197. </Bank>
  198. <Bank name="Bank 2">
  199. <Field>
  200. <Parameters address="0x00300000" name="sector8" occurence="0x8" size="0x20000"/>
  201. </Field>
  202. </Bank>
  203. </Configuration>
  204. <!-- RomLess 128KB -->
  205. <Configuration config="4,5,6,7">
  206. <Parameters address="0x00200000" name="RomLess 128 KB Embedded Flash" size="0x20000"/>
  207. <Description/>
  208. <Organization>Single</Organization>
  209. <Allignement>0x20</Allignement>
  210. <Bank name="Bank 1">
  211. <Field>
  212. <Parameters address="0x00200000" name="sector0" occurence="0x1" size="0x20000"/>
  213. </Field>
  214. </Bank>
  215. </Configuration>
  216. </Peripheral>
  217. <!-- Option Bytes -->
  218. <Peripheral>
  219. <Name>Option Bytes</Name>
  220. <Type>Configuration</Type>
  221. <Description/>
  222. <Access>RW</Access>
  223. <Bank>
  224. <Parameters address="0x5200201C" name="Bank 1" size="0x134"/>
  225. <Category>
  226. <Name>Read Out Protection</Name>
  227. <Field>
  228. <Parameters address="0x5200201C" name="FOPTSR_CUR" size="0x4"/>
  229. <AssignedBits>
  230. <Bit>
  231. <Name>RDP</Name>
  232. <Description>Read protection option byte. The read protection is used to protect the software code stored in Flash memory.</Description>
  233. <BitOffset>0x8</BitOffset>
  234. <BitWidth>0x8</BitWidth>
  235. <Access>R</Access>
  236. <Values>
  237. <Val value="0xAA">Level 0, no protection</Val>
  238. <Val value="0xBB">or any value other than 0xAA and 0xCC: Level 1, read protection</Val>
  239. <Val value="0xCC">Level 2, chip protection</Val>
  240. </Values>
  241. </Bit>
  242. </AssignedBits>
  243. </Field>
  244. <Field>
  245. <Parameters address="0x52002020" name="FOPTSR_PRG" size="0x4"/>
  246. <AssignedBits>
  247. <Bit>
  248. <Name>RDP</Name>
  249. <Description>Read protection option byte. The read protection is used to protect the software code stored in Flash memory.</Description>
  250. <BitOffset>0x8</BitOffset>
  251. <BitWidth>0x8</BitWidth>
  252. <Access>W</Access>
  253. <Values>
  254. <Val value="0xAA">Level 0, no protection</Val>
  255. <Val value="0xBB">or any value other than 0xAA and 0xCC: Level 1, read protection</Val>
  256. <Val value="0xCC">Level 2, chip protection</Val>
  257. </Values>
  258. </Bit>
  259. </AssignedBits>
  260. </Field>
  261. </Category>
  262. <Category>
  263. <Name>RSS</Name>
  264. <Field>
  265. <Parameters address="0x5200201C" name="FOPTSR_CUR" size="0x4"/>
  266. <AssignedBits>
  267. <Bit>
  268. <Name>RSS1</Name>
  269. <Description/>
  270. <BitOffset>0x1A</BitOffset>
  271. <BitWidth>0x1</BitWidth>
  272. <Access>R</Access>
  273. <Values>
  274. <Val value="0x0">No SFI process on going</Val>
  275. <Val value="0x1">SFI process started</Val>
  276. </Values>
  277. </Bit>
  278. </AssignedBits>
  279. </Field>
  280. <Field>
  281. <Parameters address="0x52002020" name="FOPTSR_PRG" size="0x4"/>
  282. <AssignedBits>
  283. <Bit>
  284. <Name>RSS1</Name>
  285. <Description/>
  286. <BitOffset>0x1A</BitOffset>
  287. <BitWidth>0x1</BitWidth>
  288. <Access>W</Access>
  289. <Values>
  290. <Val value="0x0">No SFI process on going</Val>
  291. <Val value="0x1">SFI process started</Val>
  292. </Values>
  293. </Bit>
  294. </AssignedBits>
  295. </Field>
  296. </Category>
  297. <Category>
  298. <Name>BOR Level</Name>
  299. <Field>
  300. <Parameters address="0x5200201C" name="FOPTSR_CUR" size="0x4"/>
  301. <AssignedBits>
  302. <Bit>
  303. <Name>BOR_LEV</Name>
  304. <Description>These bits reflects the power level that generates a system reset. Refer to device datasheet for the values of VBORx VDD reset thresholds.</Description>
  305. <BitOffset>0x2</BitOffset>
  306. <BitWidth>0x2</BitWidth>
  307. <Access>R</Access>
  308. <Values>
  309. <Val value="0x0">reset level is set to VBOR0</Val>
  310. <Val value="0x1">reset level is set to VBOR1</Val>
  311. <Val value="0x2">reset level is set to VBOR2</Val>
  312. <Val value="0x3">reset level is set to VBOR3</Val>
  313. </Values>
  314. </Bit>
  315. </AssignedBits>
  316. </Field>
  317. <Field>
  318. <Parameters address="0x52002020" name="FOPTSR_PRG" size="0x4"/>
  319. <AssignedBits>
  320. <Bit>
  321. <Name>BOR_LEV</Name>
  322. <Description>These bits reflects the power level that generates a system reset. Refer to device datasheet for the values of VBORx VDD reset thresholds.</Description>
  323. <BitOffset>0x2</BitOffset>
  324. <BitWidth>0x2</BitWidth>
  325. <Access>W</Access>
  326. <Values>
  327. <Val value="0x0">reset level is set to VBOR0</Val>
  328. <Val value="0x1">reset level is set to VBOR1</Val>
  329. <Val value="0x2">reset level is set to VBOR2</Val>
  330. <Val value="0x3">reset level is set to VBOR3</Val>
  331. </Values>
  332. </Bit>
  333. </AssignedBits>
  334. </Field>
  335. </Category>
  336. <Category>
  337. <Name>User Configuration</Name>
  338. <Field>
  339. <Parameters address="0x5200201C" name="FOPTSR_CUR" size="0x4"/>
  340. <AssignedBits>
  341. <Bit>
  342. <Name>IWDG1_SW</Name>
  343. <Description/>
  344. <BitOffset>0x4</BitOffset>
  345. <BitWidth>0x1</BitWidth>
  346. <Access>R</Access>
  347. <Values>
  348. <Val value="0x0">Independent watchdog is controlled by hardware</Val>
  349. <Val value="0x1">Independent watchdog is controlled by software</Val>
  350. </Values>
  351. </Bit>
  352. <Bit config="0,1,4,5">
  353. <Name>IWDG2_SW</Name>
  354. <Description/>
  355. <BitOffset>0x5</BitOffset>
  356. <BitWidth>0x1</BitWidth>
  357. <Access>R</Access>
  358. <Values>
  359. <Val value="0x0">Independent watchdog is controlled by hardware</Val>
  360. <Val value="0x1">Independent watchdog is controlled by software</Val>
  361. </Values>
  362. </Bit>
  363. <Bit>
  364. <Name>NRST_STOP_D1</Name>
  365. <Description/>
  366. <BitOffset>0x6</BitOffset>
  367. <BitWidth>0x1</BitWidth>
  368. <Access>R</Access>
  369. <Values>
  370. <Val value="0x0">STOP mode on Domain 1 is entering with reset</Val>
  371. <Val value="0x1">STOP mode on Domain 1 is entering without reset</Val>
  372. </Values>
  373. </Bit>
  374. <Bit>
  375. <Name>NRST_STBY_D1</Name>
  376. <Description/>
  377. <BitOffset>0x7</BitOffset>
  378. <BitWidth>0x1</BitWidth>
  379. <Access>R</Access>
  380. <Values>
  381. <Val value="0x0">STANDBY mode on Domain 1 is entering with reset</Val>
  382. <Val value="0x1">STANDBY mode on Domain 1 is entering without reset</Val>
  383. </Values>
  384. </Bit>
  385. <Bit>
  386. <Name>FZ_IWDG_STOP</Name>
  387. <Description/>
  388. <BitOffset>0x11</BitOffset>
  389. <BitWidth>0x1</BitWidth>
  390. <Access>R</Access>
  391. <Values>
  392. <Val value="0x0">Independent watchdog is freezed in STOP mode</Val>
  393. <Val value="0x1">Independent watchdog is running in STOP mode</Val>
  394. </Values>
  395. </Bit>
  396. <Bit>
  397. <Name>FZ_IWDG_SDBY</Name>
  398. <Description/>
  399. <BitOffset>0x12</BitOffset>
  400. <BitWidth>0x1</BitWidth>
  401. <Access>R</Access>
  402. <Values>
  403. <Val value="0x0">Independent watchdog is freezed in STANDBY mode</Val>
  404. <Val value="0x1">Independent watchdog is running in STANDBY mode</Val>
  405. </Values>
  406. </Bit>
  407. <Bit config="0,2">
  408. <Name>SECURITY</Name>
  409. <Description/>
  410. <BitOffset>0x15</BitOffset>
  411. <BitWidth>0x1</BitWidth>
  412. <Access>R</Access>
  413. <Values>
  414. <Val value="0x0">Security feature disabled</Val>
  415. <Val value="0x1">Security feature enabled</Val>
  416. </Values>
  417. </Bit>
  418. <Bit config="0,1">
  419. <Name>BCM4</Name>
  420. <Description/>
  421. <BitOffset>0x16</BitOffset>
  422. <BitWidth>0x1</BitWidth>
  423. <Access>R</Access>
  424. <Values>
  425. <Val value="0x0">CM4 boot disabled</Val>
  426. <Val value="0x1">CM4 boot enabled</Val>
  427. </Values>
  428. </Bit>
  429. <Bit>
  430. <Name>BCM7</Name>
  431. <Description/>
  432. <BitOffset>0x17</BitOffset>
  433. <BitWidth>0x1</BitWidth>
  434. <Access>R</Access>
  435. <Values>
  436. <Val value="0x0">CM7 boot disabled</Val>
  437. <Val value="0x1">CM7 boot enabled</Val>
  438. </Values>
  439. </Bit>
  440. <Bit>
  441. <Name>NRST_STOP_D2</Name>
  442. <Description/>
  443. <BitOffset>0x18</BitOffset>
  444. <BitWidth>0x1</BitWidth>
  445. <Access>R</Access>
  446. <Values>
  447. <Val value="0x0">STOP mode on Domain 2 is entering with reset</Val>
  448. <Val value="0x1">STOP mode on Domain 2 is entering without reset</Val>
  449. </Values>
  450. </Bit>
  451. <Bit>
  452. <Name>NRST_STBY_D2</Name>
  453. <Description/>
  454. <BitOffset>0x19</BitOffset>
  455. <BitWidth>0x1</BitWidth>
  456. <Access>R</Access>
  457. <Values>
  458. <Val value="0x0">STANDBY mode on Domain 2 is entering with reset</Val>
  459. <Val value="0x1">STANDBY mode on Domain 2 is entering without reset</Val>
  460. </Values>
  461. </Bit>
  462. <Bit config="0,1,2,3">
  463. <Name>SWAP_BANK</Name>
  464. <Description/>
  465. <BitOffset>0x1F</BitOffset>
  466. <BitWidth>0x1</BitWidth>
  467. <Access>R</Access>
  468. <Values>
  469. <Val value="0x0">after boot loading, no swap for user sectors</Val>
  470. <Val value="0x1">after boot loading, user sectors swapped</Val>
  471. </Values>
  472. </Bit>
  473. </AssignedBits>
  474. </Field>
  475. <Field>
  476. <Parameters address="0x52002020" name="FOPTSR_PRG" size="0x4"/>
  477. <AssignedBits>
  478. <Bit>
  479. <Name>IWDG1_SW</Name>
  480. <Description/>
  481. <BitOffset>0x4</BitOffset>
  482. <BitWidth>0x1</BitWidth>
  483. <Access>W</Access>
  484. <Values>
  485. <Val value="0x0">Independent watchdog is controlled by hardware</Val>
  486. <Val value="0x1">Independent watchdog is controlled by software</Val>
  487. </Values>
  488. </Bit>
  489. <Bit config="0,1,4,5">
  490. <Name>IWDG2_SW</Name>
  491. <Description/>
  492. <BitOffset>0x5</BitOffset>
  493. <BitWidth>0x1</BitWidth>
  494. <Access>W</Access>
  495. <Values>
  496. <Val value="0x0">Independent watchdog is controlled by hardware</Val>
  497. <Val value="0x1">Independent watchdog is controlled by software</Val>
  498. </Values>
  499. </Bit>
  500. <Bit>
  501. <Name>NRST_STOP_D1</Name>
  502. <Description/>
  503. <BitOffset>0x6</BitOffset>
  504. <BitWidth>0x1</BitWidth>
  505. <Access>W</Access>
  506. <Values>
  507. <Val value="0x0">STOP mode on Domain 1 is entering with reset</Val>
  508. <Val value="0x1">STOP mode on Domain 1 is entering without reset</Val>
  509. </Values>
  510. </Bit>
  511. <Bit>
  512. <Name>NRST_STBY_D1</Name>
  513. <Description/>
  514. <BitOffset>0x7</BitOffset>
  515. <BitWidth>0x1</BitWidth>
  516. <Access>W</Access>
  517. <Values>
  518. <Val value="0x0">STANDBY mode on Domain 1 is entering with reset</Val>
  519. <Val value="0x1">STANDBY mode on Domain 1 is entering without reset</Val>
  520. </Values>
  521. </Bit>
  522. <Bit>
  523. <Name>FZ_IWDG_STOP</Name>
  524. <Description/>
  525. <BitOffset>0x11</BitOffset>
  526. <BitWidth>0x1</BitWidth>
  527. <Access>W</Access>
  528. <Values>
  529. <Val value="0x0">Independent watchdog is freezed in STOP mode</Val>
  530. <Val value="0x1">Independent watchdog is running in STOP mode</Val>
  531. </Values>
  532. </Bit>
  533. <Bit>
  534. <Name>FZ_IWDG_SDBY</Name>
  535. <Description/>
  536. <BitOffset>0x12</BitOffset>
  537. <BitWidth>0x1</BitWidth>
  538. <Access>W</Access>
  539. <Values>
  540. <Val value="0x0">Independent watchdog is freezed in STANDBY mode</Val>
  541. <Val value="0x1">Independent watchdog is running in STANDBY mode</Val>
  542. </Values>
  543. </Bit>
  544. <Bit config="0,2,4,6">
  545. <Name>SECURITY</Name>
  546. <Description/>
  547. <BitOffset>0x15</BitOffset>
  548. <BitWidth>0x1</BitWidth>
  549. <Access>W</Access>
  550. <Values>
  551. <Val value="0x0">Security feature disabled</Val>
  552. <Val value="0x1">Security feature enabled</Val>
  553. </Values>
  554. </Bit>
  555. <Bit config="0,1,4,5">
  556. <Name>BCM4</Name>
  557. <Description/>
  558. <BitOffset>0x16</BitOffset>
  559. <BitWidth>0x1</BitWidth>
  560. <Access>W</Access>
  561. <Values>
  562. <Val value="0x0">CM4 boot disabled</Val>
  563. <Val value="0x1">CM4 boot enabled</Val>
  564. </Values>
  565. </Bit>
  566. <Bit>
  567. <Name>BCM7</Name>
  568. <Description/>
  569. <BitOffset>0x17</BitOffset>
  570. <BitWidth>0x1</BitWidth>
  571. <Access>W</Access>
  572. <Values>
  573. <Val value="0x0">CM7 boot disabled</Val>
  574. <Val value="0x1">CM7 boot enabled</Val>
  575. </Values>
  576. </Bit>
  577. <Bit>
  578. <Name>NRST_STOP_D2</Name>
  579. <Description/>
  580. <BitOffset>0x18</BitOffset>
  581. <BitWidth>0x1</BitWidth>
  582. <Access>W</Access>
  583. <Values>
  584. <Val value="0x0">STOP mode on Domain 2 is entering with reset</Val>
  585. <Val value="0x1">STOP mode on Domain 2 is entering without reset</Val>
  586. </Values>
  587. </Bit>
  588. <Bit>
  589. <Name>NRST_STBY_D2</Name>
  590. <Description/>
  591. <BitOffset>0x19</BitOffset>
  592. <BitWidth>0x1</BitWidth>
  593. <Access>W</Access>
  594. <Values>
  595. <Val value="0x0">STANDBY mode on Domain 2 is entering with reset</Val>
  596. <Val value="0x1">STANDBY mode on Domain 2 is entering without reset</Val>
  597. </Values>
  598. </Bit>
  599. <Bit config="0,1,2,3">
  600. <Name>SWAP_BANK</Name>
  601. <Description/>
  602. <BitOffset>0x1F</BitOffset>
  603. <BitWidth>0x1</BitWidth>
  604. <Access>W</Access>
  605. <Values>
  606. <Val value="0x0">after boot loading, no swap for user sectors</Val>
  607. <Val value="0x1">after boot loading, user sectors swapped</Val>
  608. </Values>
  609. </Bit>
  610. </AssignedBits>
  611. </Field>
  612. </Category>
  613. <Category>
  614. <Name>Boot address Option Bytes</Name>
  615. <Field>
  616. <Parameters address="0x52002040" name="FBOOT7_CUR" size="0x4"/>
  617. <AssignedBits>
  618. <Bit>
  619. <Name>BOOT_CM7_ADD0</Name>
  620. <Description>Define the boot address for Cortex-M7 when BOOT0=0</Description>
  621. <BitOffset>0x0</BitOffset>
  622. <BitWidth>0x10</BitWidth>
  623. <Access>R</Access>
  624. <Equation multiplier="0x10000" offset="0x0"/>
  625. </Bit>
  626. <Bit>
  627. <Name>BOOT_CM7_ADD1</Name>
  628. <Description>Define the boot address for Cortex-M7 when BOOT0=1</Description>
  629. <BitOffset>0x10</BitOffset>
  630. <BitWidth>0x10</BitWidth>
  631. <Access>R</Access>
  632. <Equation multiplier="0x10000" offset="0x0"/>
  633. </Bit>
  634. </AssignedBits>
  635. </Field>
  636. <Field>
  637. <Parameters address="0x52002048" name="FBOOT4_CUR" size="0x4"/>
  638. <AssignedBits>
  639. <Bit config="0,1,4,5">
  640. <Name>BOOT_CM4_ADD0</Name>
  641. <Description>Define the boot address for Cortex-M4 when BOOT0=0</Description>
  642. <BitOffset>0x0</BitOffset>
  643. <BitWidth>0x10</BitWidth>
  644. <Access>R</Access>
  645. <Equation multiplier="0x10000" offset="0x0"/>
  646. </Bit>
  647. <Bit config="0,1,4,5">
  648. <Name>BOOT_CM4_ADD1</Name>
  649. <Description>Define the boot address for Cortex-M4 when BOOT0=1</Description>
  650. <BitOffset>0x10</BitOffset>
  651. <BitWidth>0x10</BitWidth>
  652. <Access>R</Access>
  653. <Equation multiplier="0x10000" offset="0x0"/>
  654. </Bit>
  655. </AssignedBits>
  656. </Field>
  657. <Field>
  658. <Parameters address="0x52002044" name="FBOOT7_PRG" size="0x4"/>
  659. <AssignedBits>
  660. <Bit>
  661. <Name>BOOT_CM7_ADD0</Name>
  662. <Description/>
  663. <BitOffset>0x0</BitOffset>
  664. <BitWidth>0x10</BitWidth>
  665. <Access>W</Access>
  666. <Equation multiplier="0x10000" offset="0x0"/>
  667. </Bit>
  668. <Bit>
  669. <Name>BOOT_CM7_ADD1</Name>
  670. <Description/>
  671. <BitOffset>0x10</BitOffset>
  672. <BitWidth>0x10</BitWidth>
  673. <Access>W</Access>
  674. <Equation multiplier="0x10000" offset="0x0"/>
  675. </Bit>
  676. </AssignedBits>
  677. </Field>
  678. <Field>
  679. <Parameters address="0x5200204C" name="FBOOT4_PRG" size="0x4"/>
  680. <AssignedBits>
  681. <Bit config="0,1,4,5">
  682. <Name>BOOT_CM4_ADD0</Name>
  683. <Description/>
  684. <BitOffset>0x0</BitOffset>
  685. <BitWidth>0x10</BitWidth>
  686. <Access>W</Access>
  687. <Equation multiplier="0x10000" offset="0x0"/>
  688. </Bit>
  689. <Bit config="0,1,4,5">
  690. <Name>BOOT_CM4_ADD1</Name>
  691. <Description/>
  692. <BitOffset>0x10</BitOffset>
  693. <BitWidth>0x10</BitWidth>
  694. <Access>W</Access>
  695. <Equation multiplier="0x10000" offset="0x0"/>
  696. </Bit>
  697. </AssignedBits>
  698. </Field>
  699. </Category>
  700. <Category>
  701. <Name>PCROP Protection</Name>
  702. <Field>
  703. <Parameters address="0x52002028" name="FPRAR_CUR_A" size="0x4"/>
  704. <AssignedBits>
  705. <Bit>
  706. <Name>PROT_AREA_START1</Name>
  707. <Description>Flash Bank 1 PCROP start address</Description>
  708. <BitOffset>0x0</BitOffset>
  709. <BitWidth>0xC</BitWidth>
  710. <Access>R</Access>
  711. <Equation multiplier="0x100" offset="0x08000000"/>
  712. </Bit>
  713. <Bit>
  714. <Name>PROT_AREA_END1</Name>
  715. <Description>Flash Bank 1 PCROP End address (excluded). Deactivation of PCROP can be done by enbaling DMEP1 bit and changing RDP from level 1 to level 0 while putting end address greater than start address.</Description>
  716. <BitOffset>0x10</BitOffset>
  717. <BitWidth>0xC</BitWidth>
  718. <Access>R</Access>
  719. <Equation multiplier="0x100" offset="0x080000FF"/>
  720. </Bit>
  721. <Bit>
  722. <Name>DMEP1</Name>
  723. <Description/>
  724. <BitOffset>0x1F</BitOffset>
  725. <BitWidth>0x1</BitWidth>
  726. <Access>R</Access>
  727. <Values>
  728. <Val value="0x0">Flash Bank 1 PCROP zone is kept when RDP level regression (change from level 1 to 0) occurs</Val>
  729. <Val value="0x1">Flash Bank 1 PCROP zone is erased when RDP level regression (change from level 1 to 0) occurs</Val>
  730. </Values>
  731. </Bit>
  732. </AssignedBits>
  733. </Field>
  734. <Field>
  735. <Parameters address="0x5200202C" name="FPRAR_PRG_A" size="0x4"/>
  736. <AssignedBits>
  737. <Bit>
  738. <Name>PROT_AREA_START1</Name>
  739. <Description>Flash Bank 1 PCROP start address</Description>
  740. <BitOffset>0x0</BitOffset>
  741. <BitWidth>0xC</BitWidth>
  742. <Access>W</Access>
  743. <Equation multiplier="0x100" offset="0x08000000"/>
  744. </Bit>
  745. <Bit>
  746. <Name>PROT_AREA_END1</Name>
  747. <Description>Flash Bank 1 PCROP End address (excluded). Deactivation of PCROP can be done by enbaling DMEP1 bit and changing RDP from level 1 to level 0 while putting end address greater than start address</Description>
  748. <BitOffset>0x10</BitOffset>
  749. <BitWidth>0xC</BitWidth>
  750. <Access>W</Access>
  751. <Equation multiplier="0x100" offset="0x080000FF"/>
  752. </Bit>
  753. <Bit>
  754. <Name>DMEP1</Name>
  755. <Description/>
  756. <BitOffset>0x1F</BitOffset>
  757. <BitWidth>0x1</BitWidth>
  758. <Access>W</Access>
  759. <Values>
  760. <Val value="0x0">Flash Bank 1 PCROP zone is kept when RDP level regression (change from level 1 to 0) occurs</Val>
  761. <Val value="0x1">Flash Bank 1 PCROP zone is erased when RDP level regression (change from level 1 to 0) occurs</Val>
  762. </Values>
  763. </Bit>
  764. </AssignedBits>
  765. </Field>
  766. <Field>
  767. <Parameters address="0x52002128" name="FPRAR_CUR_B" size="0x4"/>
  768. <AssignedBits>
  769. <Bit config="0,1,2,3">
  770. <Name>PROT_AREA_START2</Name>
  771. <Description>Flash Bank 2 PCROP start address</Description>
  772. <BitOffset>0x0</BitOffset>
  773. <BitWidth>0xC</BitWidth>
  774. <Access>R</Access>
  775. <Equation multiplier="0x100" offset="0x08100000"/>
  776. </Bit>
  777. <Bit config="0,1,2,3">
  778. <Name>PROT_AREA_END2</Name>
  779. <Description>Flash Bank 2 PCROP End address. Deactivation of PCROP can be done by enbaling DMEP2 bit and changing RDP from level 1 to level 0 while putting end address greater than start address</Description>
  780. <BitOffset>0x10</BitOffset>
  781. <BitWidth>0xC</BitWidth>
  782. <Access>R</Access>
  783. <Equation multiplier="0x100" offset="0x081000FF"/>
  784. </Bit>
  785. <Bit config="0,1,2,3">
  786. <Name>DMEP2</Name>
  787. <Description/>
  788. <BitOffset>0x1F</BitOffset>
  789. <BitWidth>0x1</BitWidth>
  790. <Access>R</Access>
  791. <Values>
  792. <Val value="0x0">Flash Bank 2 PCROP zone is kept when RDP level regression (change from level 1 to 0) occurs</Val>
  793. <Val value="0x1">Flash Bank 2 PCROP zone is erased when RDP level regression (change from level 1 to 0) occurs</Val>
  794. </Values>
  795. </Bit>
  796. </AssignedBits>
  797. </Field>
  798. <Field>
  799. <Parameters address="0x5200212C" name="FPRAR_PRG_B" size="0x4"/>
  800. <AssignedBits>
  801. <Bit config="0,1,2,3">
  802. <Name>PROT_AREA_START2</Name>
  803. <Description>Flash Bank 2 PCROP start address</Description>
  804. <BitOffset>0x0</BitOffset>
  805. <BitWidth>0xC</BitWidth>
  806. <Access>W</Access>
  807. <Equation multiplier="0x100" offset="0x08100000"/>
  808. </Bit>
  809. <Bit config="0,1,2,3">
  810. <Name>PROT_AREA_END2</Name>
  811. <Description>Flash Bank 2 PCROP End address (excluded). Deactivation of PCROP can be done by enbaling DMEP2 bit and changing RDP from level 1 to level 0 while putting end address greater than start address</Description>
  812. <BitOffset>0x10</BitOffset>
  813. <BitWidth>0xC</BitWidth>
  814. <Access>W</Access>
  815. <Equation multiplier="0x100" offset="0x081000FF"/>
  816. </Bit>
  817. <Bit config="0,1,2,3">
  818. <Name>DMEP2</Name>
  819. <Description/>
  820. <BitOffset>0x1F</BitOffset>
  821. <BitWidth>0x1</BitWidth>
  822. <Access>W</Access>
  823. <Values>
  824. <Val value="0x0">Flash Bank 2 PCROP zone is kept when RDP level regression (change from level 1 to 0) occurs</Val>
  825. <Val value="0x1">Flash Bank 2 PCROP zone is erased when RDP level regression (change from level 1 to 0) occurs</Val>
  826. </Values>
  827. </Bit>
  828. </AssignedBits>
  829. </Field>
  830. </Category>
  831. <Category>
  832. <Name>Secure Protection</Name>
  833. <Field>
  834. <Parameters address="0x52002030" name="FSCAR_CUR_A" size="0x4"/>
  835. <AssignedBits>
  836. <Bit config="0,2,4,6">
  837. <Name>SEC_AREA_START1</Name>
  838. <Description>Flash Bank 1 secure area start address</Description>
  839. <BitOffset>0x0</BitOffset>
  840. <BitWidth>0xC</BitWidth>
  841. <Access>R</Access>
  842. <Equation multiplier="0x100" offset="0x08000000"/>
  843. </Bit>
  844. <Bit config="0,2,4,6">
  845. <Name>SEC_AREA_END1</Name>
  846. <Description>Flash Bank 1 secure area end address. If this address is equal to SEC_AREA_START1, the whole bank 1 is secure protected.If this address is lower than SEC_AREA_START1, no protection is set on bank 1.</Description>
  847. <BitOffset>0x10</BitOffset>
  848. <BitWidth>0xC</BitWidth>
  849. <Access>R</Access>
  850. <Equation multiplier="0x100" offset="0x080000FF"/>
  851. </Bit>
  852. <Bit config="0,2,4,6">
  853. <Name>DMES1</Name>
  854. <Description/>
  855. <BitOffset>0x1F</BitOffset>
  856. <BitWidth>0x1</BitWidth>
  857. <Access>R</Access>
  858. <Values>
  859. <Val value="0x0">Flash Bank 1 secure area is kept when RDP level regression (change from level 1 to 0) occurs</Val>
  860. <Val value="0x1">Flash Bank 1 secure area is erased when RDP level regression (change from level 1 to 0) occurs</Val>
  861. </Values>
  862. </Bit>
  863. </AssignedBits>
  864. </Field>
  865. <Field>
  866. <Parameters address="0x52002034" name="FSCAR_PRG_A" size="0x4"/>
  867. <AssignedBits>
  868. <Bit config="0,2,4,6">
  869. <Name>SEC_AREA_START1</Name>
  870. <Description>Flash Bank 1 secure area start address</Description>
  871. <BitOffset>0x0</BitOffset>
  872. <BitWidth>0xC</BitWidth>
  873. <Access>W</Access>
  874. <Equation multiplier="0x100" offset="0x08000000"/>
  875. </Bit>
  876. <Bit config="0,2,4,6">
  877. <Name>SEC_AREA_END1</Name>
  878. <Description>Flash Bank 1 secure area end address. If this address is equal to SEC_AREA_START1, the whole bank 1 is secure protected.If this address is lower than SEC_AREA_START1, no protection is set on bank 1.</Description>
  879. <BitOffset>0x10</BitOffset>
  880. <BitWidth>0xC</BitWidth>
  881. <Access>W</Access>
  882. <Equation multiplier="0x100" offset="0x080000FF"/>
  883. </Bit>
  884. <Bit config="0,2,4,6">
  885. <Name>DMES1</Name>
  886. <Description/>
  887. <BitOffset>0x1F</BitOffset>
  888. <BitWidth>0x1</BitWidth>
  889. <Access>W</Access>
  890. <Values>
  891. <Val value="0x0">Flash Bank 1 secure area is kept when RDP level regression (change from level 1 to 0) occurs</Val>
  892. <Val value="0x1">Flash Bank 1 secure area is erased when RDP level regression (change from level 1 to 0) occurs</Val>
  893. </Values>
  894. </Bit>
  895. </AssignedBits>
  896. </Field>
  897. <Field>
  898. <Parameters address="0x52002130" name="FSCAR_CUR_B" size="0x4"/>
  899. <AssignedBits>
  900. <Bit config="0,2">
  901. <Name>SEC_AREA_START2</Name>
  902. <Description>Flash Bank 2 secure area start address</Description>
  903. <BitOffset>0x0</BitOffset>
  904. <BitWidth>0xC</BitWidth>
  905. <Access>R</Access>
  906. <Equation multiplier="0x100" offset="0x08100000"/>
  907. </Bit>
  908. <Bit config="0,2">
  909. <Name>SEC_AREA_END2</Name>
  910. <Description>Flash Bank 2 secure area end address. If this address is equal to SEC_AREA_START2, the whole bank 2 is secure protected.If this address is lower than SEC_AREA_START2, no protection is set on bank 2.</Description>
  911. <BitOffset>0x10</BitOffset>
  912. <BitWidth>0xC</BitWidth>
  913. <Access>R</Access>
  914. <Equation multiplier="0x100" offset="0x081000FF"/>
  915. </Bit>
  916. <Bit config="0,2">
  917. <Name>DMES2</Name>
  918. <Description/>
  919. <BitOffset>0x1F</BitOffset>
  920. <BitWidth>0x1</BitWidth>
  921. <Access>R</Access>
  922. <Values>
  923. <Val value="0x0">Flash Bank 2 secure area is kept when RDP level regression (change from level 1 to 0) occurs</Val>
  924. <Val value="0x1">Flash Bank 2 secure area is erased when RDP level regression (change from level 1 to 0) occurs</Val>
  925. </Values>
  926. </Bit>
  927. </AssignedBits>
  928. </Field>
  929. <Field>
  930. <Parameters address="0x52002134" name="FSCAR_PRG_B" size="0x4"/>
  931. <AssignedBits>
  932. <Bit config="0,2">
  933. <Name>SEC_AREA_START2</Name>
  934. <Description>Flash Bank 2 secure area start address</Description>
  935. <BitOffset>0x0</BitOffset>
  936. <BitWidth>0xC</BitWidth>
  937. <Access>W</Access>
  938. <Equation multiplier="0x100" offset="0x08100000"/>
  939. </Bit>
  940. <Bit config="0,2">
  941. <Name>SEC_AREA_END2</Name>
  942. <Description>Flash Bank 2 secure area end address. If this address is equal to SEC_AREA_START2, the whole bank 2 is secure protected.If this address is lower than SEC_AREA_START2, no protection is set on bank 2.</Description>
  943. <BitOffset>0x10</BitOffset>
  944. <BitWidth>0xC</BitWidth>
  945. <Access>W</Access>
  946. <Equation multiplier="0x100" offset="0x081000FF"/>
  947. </Bit>
  948. <Bit config="0,2">
  949. <Name>DMES2</Name>
  950. <Description/>
  951. <BitOffset>0x1F</BitOffset>
  952. <BitWidth>0x1</BitWidth>
  953. <Access>W</Access>
  954. <Values>
  955. <Val value="0x0">Flash Bank 2 secure area is kept when RDP level regression (change from level 1 to 0) occurs</Val>
  956. <Val value="0x1">Flash Bank 2 secure area is erased when RDP level regression (change from level 1 to 0) occurs</Val>
  957. </Values>
  958. </Bit>
  959. </AssignedBits>
  960. </Field>
  961. </Category>
  962. <Category>
  963. <Name>DTCM RAM Protection</Name>
  964. <Field>
  965. <Parameters address="0x5200201C" name="FOPTSR_CUR" size="0x4"/>
  966. <AssignedBits>
  967. <Bit>
  968. <Name>ST_RAM_SIZE</Name>
  969. <Description/>
  970. <BitOffset>0x13</BitOffset>
  971. <BitWidth>0x2</BitWidth>
  972. <Access>R</Access>
  973. <Values>
  974. <Val value="0x0">2 KB</Val>
  975. <Val value="0x1">4 KB</Val>
  976. <Val value="0x2">8 KB</Val>
  977. <Val value="0x3">16 KB</Val>
  978. </Values>
  979. </Bit>
  980. </AssignedBits>
  981. </Field>
  982. <Field>
  983. <Parameters address="0x52002020" name="FOPTSR_PRG" size="0x4"/>
  984. <AssignedBits>
  985. <Bit>
  986. <Name>ST_RAM_SIZE</Name>
  987. <Description/>
  988. <BitOffset>0x13</BitOffset>
  989. <BitWidth>0x2</BitWidth>
  990. <Access>W</Access>
  991. <Values>
  992. <Val value="0x0">2 KB</Val>
  993. <Val value="0x1">4 KB</Val>
  994. <Val value="0x2">8 KB</Val>
  995. <Val value="0x3">16 KB</Val>
  996. </Values>
  997. </Bit>
  998. </AssignedBits>
  999. </Field>
  1000. </Category>
  1001. <Category>
  1002. <Name>Write Protection</Name>
  1003. <Field>
  1004. <Parameters address="0x52002038" name="FWPSN_CUR_A" size="0x4"/>
  1005. <AssignedBits>
  1006. <Bit config="0,1,2,3">
  1007. <Name>nWRP0</Name>
  1008. <Description/>
  1009. <BitOffset>0x0</BitOffset>
  1010. <BitWidth>0x8</BitWidth>
  1011. <Access>R</Access>
  1012. <Values ByBit="true">
  1013. <Val value="0x0">Write protection active on this sector</Val>
  1014. <Val value="0x1">Write protection not active on this sector</Val>
  1015. </Values>
  1016. </Bit>
  1017. <Bit config="4,5,6,7">
  1018. <Name>nWRP0</Name>
  1019. <Description/>
  1020. <BitOffset>0x0</BitOffset>
  1021. <BitWidth>0x1</BitWidth>
  1022. <Access>R</Access>
  1023. <Values ByBit="true">
  1024. <Val value="0x0">Write protection active on this sector</Val>
  1025. <Val value="0x1">Write protection not active on this sector</Val>
  1026. </Values>
  1027. </Bit>
  1028. </AssignedBits>
  1029. </Field>
  1030. <Field>
  1031. <Parameters address="0x5200203C" name="FWPSN_PRG_A" size="0x4"/>
  1032. <AssignedBits>
  1033. <Bit config="0,1,2,3">
  1034. <Name>nWRP0</Name>
  1035. <Description/>
  1036. <BitOffset>0x0</BitOffset>
  1037. <BitWidth>0x8</BitWidth>
  1038. <Access>W</Access>
  1039. <Values ByBit="true">
  1040. <Val value="0x0">Write protection active on this sector</Val>
  1041. <Val value="0x1">Write protection not active on this sector</Val>
  1042. </Values>
  1043. </Bit>
  1044. <Bit config="4,5,6,7">
  1045. <Name>nWRP0</Name>
  1046. <Description/>
  1047. <BitOffset>0x0</BitOffset>
  1048. <BitWidth>0x1</BitWidth>
  1049. <Access>W</Access>
  1050. <Values ByBit="true">
  1051. <Val value="0x0">Write protection active on this sector</Val>
  1052. <Val value="0x1">Write protection not active on this sector</Val>
  1053. </Values>
  1054. </Bit>
  1055. </AssignedBits>
  1056. </Field>
  1057. <Field>
  1058. <Parameters address="0x52002138" name="FWPSN_CUR_B" size="0x4"/>
  1059. <AssignedBits>
  1060. <Bit config="0,1,2,3">
  1061. <Name>nWRP8</Name>
  1062. <Description/>
  1063. <BitOffset>0x0</BitOffset>
  1064. <BitWidth>0x8</BitWidth>
  1065. <Access>R</Access>
  1066. <Values ByBit="true">
  1067. <Val value="0x0">Write protection active on this sector</Val>
  1068. <Val value="0x1">Write protection not active on this sector</Val>
  1069. </Values>
  1070. </Bit>
  1071. </AssignedBits>
  1072. </Field>
  1073. <Field>
  1074. <Parameters address="0x5200213C" name="FWPSN_PRG_B" size="0x4"/>
  1075. <AssignedBits>
  1076. <Bit config="0,1,2,3">
  1077. <Name>nWRP8</Name>
  1078. <Description/>
  1079. <BitOffset>0x0</BitOffset>
  1080. <BitWidth>0x8</BitWidth>
  1081. <Access>W</Access>
  1082. <Values ByBit="true">
  1083. <Val value="0x0">Write protection active on this sector</Val>
  1084. <Val value="0x1">Write protection not active on this sector</Val>
  1085. </Values>
  1086. </Bit>
  1087. </AssignedBits>
  1088. </Field>
  1089. </Category>
  1090. </Bank>
  1091. </Peripheral>
  1092. </Peripherals>
  1093. </Device>
  1094. </Root>