| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353 |
- <?xml version="1.0" encoding="UTF-8"?>
- <Root xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="SCHVerif.xsd">
- <Device>
- <DeviceID>0x471</DeviceID>
- <Vendor>STMicroelectronics</Vendor>
- <Type>MCU</Type>
- <CPU>Cortex-M4</CPU>
- <Name>STM32L4Pxxx/STM32L4Qxxx</Name>
- <Series>STM32L4</Series>
- <Description>ARM 32-bit Cortex-M4 based device</Description>
- <Configurations>
- <!-- JTAG_SWD Interface -->
- <Interface name="JTAG_SWD">
- <Configuration number="0x0">
- <flashSize> <!-- 2M --><ReadRegister address="0x1FFF75E0" mask="0xFFFF" value="0x800"/> </flashSize>
- <DBANK reference="0x0"> <ReadRegister address="0x40022020" mask="0x400000" value="0x0"/> </DBANK>
- </Configuration>
- <Configuration number="0x1">
- <flashSize> <!-- 2M --><ReadRegister address="0x1FFF75E0" mask="0xFFFF" value="0x800"/> </flashSize>
- <DBANK reference="0x1"> <ReadRegister address="0x40022020" mask="0x400000" value="0x400000"/> </DBANK>
- </Configuration>
- <Configuration number="0x2">
- <flashSize> <!-- 1M --><ReadRegister address="0x1FFF75E0" mask="0xFFFF" value="0x400"/> </flashSize>
- <DB1M reference="0x0"> <ReadRegister address="0x40022020" mask="0x200000" value="0x0"/> </DB1M>
- <DBANK reference="0x0"> <ReadRegister address="0x40022020" mask="0x400000" value="0x0"/> </DBANK>
- </Configuration>
- <Configuration number="0x3">
- <flashSize> <!-- 1M --><ReadRegister address="0x1FFF75E0" mask="0xFFFF" value="0x400"/> </flashSize>
- <DB1M reference="0x1"> <ReadRegister address="0x40022020" mask="0x200000" value="0x200000"/> </DB1M>
- <DBANK reference="0x0"> <ReadRegister address="0x40022020" mask="0x400000" value="0x0"/> </DBANK>
- </Configuration>
- <Configuration number="0x4">
- <flashSize> <!-- 1M --><ReadRegister address="0x1FFF75E0" mask="0xFFFF" value="0x400"/> </flashSize>
- <DB1M reference="0x1"> <ReadRegister address="0x40022020" mask="0x200000" value="0x200000"/> </DB1M>
- <DBANK reference="0x1"> <ReadRegister address="0x40022020" mask="0x400000" value="0x400000"/> </DBANK>
- </Configuration>
- <Configuration number="0x5">
- <flashSize> <!-- 1M --><ReadRegister address="0x1FFF75E0" mask="0xFFFF" value="0x400"/> </flashSize>
- <DB1M reference="0x0"> <ReadRegister address="0x40022020" mask="0x200000" value="0x0"/> </DB1M>
- <DBANK reference="0x1"> <ReadRegister address="0x40022020" mask="0x400000" value="0x400000"/> </DBANK>
- </Configuration>
- <Configuration number="0x6">
- <flashSize> <!-- 512K --><ReadRegister address="0x1FFF75E0" mask="0xFFFF" value="0x200"/> </flashSize>
- <DB1M reference="0x0"> <ReadRegister address="0x40022020" mask="0x200000" value="0x0"/> </DB1M>
- <DBANK reference="0x0"> <ReadRegister address="0x40022020" mask="0x400000" value="0x0"/> </DBANK>
- </Configuration>
- <Configuration number="0x7">
- <flashSize> <!-- 512K --><ReadRegister address="0x1FFF75E0" mask="0xFFFF" value="0x200"/> </flashSize>
- <DB1M reference="0x0"> <ReadRegister address="0x40022020" mask="0x200000" value="0x0"/> </DB1M>
- <DBANK reference="0x1"> <ReadRegister address="0x40022020" mask="0x400000" value="0x400000"/> </DBANK>
- </Configuration>
- <Configuration number="0x8">
- <flashSize> <!-- 512K --><ReadRegister address="0x1FFF75E0" mask="0xFFFF" value="0x200"/> </flashSize>
- <DB1M reference="0x1"> <ReadRegister address="0x40022020" mask="0x200000" value="0x200000"/> </DB1M>
- <DBANK reference="0x1"> <ReadRegister address="0x40022020" mask="0x400000" value="0x400000"/> </DBANK>
- </Configuration>
- <Configuration number="0x9">
- <flashSize> <!-- 512K --><ReadRegister address="0x1FFF75E0" mask="0xFFFF" value="0x200"/> </flashSize>
- <DB1M reference="0x1"> <ReadRegister address="0x40022020" mask="0x200000" value="0x200000"/> </DB1M>
- <DBANK reference="0x0"> <ReadRegister address="0x40022020" mask="0x400000" value="0x0"/> </DBANK>
- </Configuration>
- <Configuration number="0xA">
- <flashSize> <!-- 1M --><ReadRegister address="0x1FFF0000" mask="0xFFFFFFFF" value="0XFFFFFFFF"/> </flashSize>
- </Configuration>
- </Interface>
- <!-- Bootloader Interface -->
- <Interface name="Bootloader">
- <Configuration number="0x0">
- <DBANK reference="0x0"> <ReadRegister address="0x1FF00000" mask="0x400000" value="0x0"/> </DBANK>
- </Configuration>
- <Configuration number="0x1">
- <DBANK reference="0x1"> <ReadRegister address="0x1FF00000" mask="0x400000" value="0x400000"/> </DBANK>
- </Configuration>
- <Configuration number="0xA">
- <dummy> <ReadRegister address="0x1FF00000" mask="0" value="0"/> </dummy>
- </Configuration>
- </Interface>
- </Configurations>
- <!-- Peripherals -->
- <Peripherals>
- <!-- Embedded SRAM -->
- <Peripheral>
- <Name>Embedded SRAM</Name>
- <Type>Storage</Type>
- <Description/>
- <ErasedValue>0x00</ErasedValue>
- <Access>RWE</Access>
- <!-- 96 KB -->
- <Configuration>
- <Parameters address="0x20000000" name="SRAM" size="0x30000"/>
- <Description/>
- <Organization>Single</Organization>
- <Bank name="Bank 1">
- <Field>
- <Parameters address="0x20000000" name="SRAM" occurence="0x1" size="0x30000"/>
- </Field>
- </Bank>
- </Configuration>
- </Peripheral>
- <!-- Embedded Flash -->
- <Peripheral>
- <Name>Embedded Flash</Name>
- <Type>Storage</Type>
- <Description>The Flash memory interface manages CPU AHB I-Code and D-Code accesses to the Flash memory. It implements the erase and program Flash memory operations and the read and write protection mechanisms</Description>
- <ErasedValue>0xFF</ErasedValue>
- <Access>RWE</Access>
- <FlashSize address="0x1FFF75E0" default="0x100000"/>
- <DBGMCU_CR address="0xE0042004" mask="0x007"/>
- <DBGMCU_APB1_FZ address="0xE0042008" mask="0x1800"/>
- <Configuration config="0,2,3,6,9"> <!-- 2MB Single Bank -->
- <Parameters address="0x08000000" name=" 1 Mbyte Embedded Flash" size="0x100000"/>
- <Description/>
- <Organization>Single</Organization>
- <Allignement>0x8</Allignement>
- <Bank name="Bank 1">
- <Field>
- <Parameters address="0x08000000" name="sector0" occurence="0x80" size="0x2000"/>
- </Field>
- </Bank>
- </Configuration>
- <Configuration config="1,4,5,7,8"> <!-- 1MB dual Bank -->
- <Parameters address="0x08000000" name=" 1 Mbyte Embedded Flash" size="0x100000"/>
- <Description/>
- <Organization>Dual</Organization>
- <Allignement>0x8</Allignement>
- <Bank name="Bank 1">
- <Field>
- <Parameters address="0x08000000" name="sector0" occurence="0x80" size="0x1000"/>
- </Field>
- </Bank>
- <Bank name="Bank 2">
- <Field>
- <Parameters address="0x08080000" name="sector128" occurence="0x80" size="0x1000"/>
- </Field>
- </Bank>
- </Configuration>
- <Configuration config="2"> <!-- 2MB dual Bank -->
- <Parameters address="0x08000000" name=" 2 Mbyte Embedded Flash" size="0x200000"/>
- <Description/>
- <Organization>Dual</Organization>
- <Allignement>0x8</Allignement>
- <Bank name="Bank 1">
- <Field>
- <Parameters address="0x08000000" name="sector0" occurence="0x100" size="0x2000"/>
- </Field>
- </Bank>
- <Bank name="Bank 2">
- <Field>
- <Parameters address="0x08100000" name="sector256" occurence="0x100" size="0x2000"/>
- </Field>
- </Bank>
- </Configuration>
- </Peripheral>
- <!-- OTP -->
- <Peripheral>
- <Name>OTP</Name>
- <Type>Storage</Type>
- <Description>The Data OTP memory block. It contains the one time programmable bits.</Description>
- <ErasedValue>0xFF</ErasedValue>
- <Access>RW</Access>
- <!-- 1 KBytes single bank -->
- <Configuration>
- <Parameters address="0x1FFF7000" name=" 1 KBytes Data OTP" size="0x400"/>
- <Description/>
- <Organization>Single</Organization>
- <Allignement>0x4</Allignement>
- <Bank name="OTP">
- <Field>
- <Parameters address="0x1FFF7000" name="OTP" occurence="0x1" size="0x400"/>
- </Field>
- </Bank>
- </Configuration>
- </Peripheral>
- <!-- Mirror Option Bytes -->
- <Peripheral>
- <Name>MirrorOptionBytes</Name>
- <Type>Storage</Type>
- <Description>Mirror Option Bytes contains the extra area.</Description>
- <ErasedValue>0xFF</ErasedValue>
- <Access>RW</Access>
- <!-- 64 Bytes Dual bank -->
- <Configuration>
- <Parameters address="0x1FFF7800" name=" 64 Bytes Data MirrorOptionBytes" size="0x40"/>
- <Description/>
- <Organization>Dual</Organization>
- <Allignement>0x4</Allignement>
- <Bank name="Bank 1">
- <Field>
- <Parameters address="0x1FF00000" name="Bank1" occurence="0x1" size="0x24"/>
- </Field>
- </Bank>
- <Bank name="Bank 2">
- <Field>
- <Parameters address="0x1FF01008" name="Bank2" occurence="0x1" size="0x1C"/>
- </Field>
- </Bank>
- </Configuration>
- </Peripheral>
- <!-- Option Bytes -->
- <Peripheral>
- <Name>Option Bytes</Name>
- <Type>Configuration</Type>
- <Description/>
- <Access>RW</Access>
- <Bank interface="JTAG_SWD">
- <Parameters address="0x40022020" name="Bank 1" size="0x30"/>
- <Category>
- <Name>Read Out Protection</Name>
- <Field>
- <Parameters address="0x40022020" name="FLASH_OPTR" size="0x4"/>
- <AssignedBits>
- <Bit>
- <Name>RDP</Name>
- <Description>Read protection option byte. The read protection is used to protect the software code stored in Flash memory.</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0xAA">Level 0, no protection</Val>
- <Val value="0xBB">or any value other than 0xAA and 0xCC: Level 1, read protection</Val>
- <Val value="0xCC">Level 2, chip protection</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>BOR Level</Name>
- <Field>
- <Parameters address="0x40022020" name="FLASH_OPTR" size="0x4"/>
- <AssignedBits>
- <Bit>
- <Name>BOR_LEV</Name>
- <Description>These bits contain the supply level threshold that activates/releases the reset. They can be written to program a new BOR level value into Flash memory</Description>
- <BitOffset>0x8</BitOffset>
- <BitWidth>0x3</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">BOR Level 0, reset level threshold is around 1.7 V</Val>
- <Val value="0x1">BOR Level 1, reset level threshold is around 2.0 V</Val>
- <Val value="0x2">BOR Level 2, reset level threshold is around 2.2 V</Val>
- <Val value="0x3">BOR Level 3, reset level threshold is around 2.5 V</Val>
- <Val value="0x4">BOR Level 4, reset level threshold is around 2.8 V</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>User Configuration</Name>
- <Field>
- <Parameters address="0x40022020" name="FLASH_OPTR" size="0x4"/>
- <AssignedBits>
- <Bit>
- <Name>nRST_STOP</Name>
- <Description/>
- <BitOffset>0xC</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Reset generated when entering Stop mode</Val>
- <Val value="0x1">No reset generated when entering Stop mode</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>nRST_STDBY</Name>
- <Description/>
- <BitOffset>0xD</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Reset generated when entering Standby mode</Val>
- <Val value="0x1">No reset generated when entering Standby mode</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>nRST_SHDW</Name>
- <Description/>
- <BitOffset>0xE</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Reset generated when entering the Shutdown mode</Val>
- <Val value="0x1">No reset generated when entering the Shutdown mode</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>IWDG_SW</Name>
- <Description/>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Hardware independant watchdog</Val>
- <Val value="0x1">Software independant watchdog</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>IWDG_STOP</Name>
- <Description/>
- <BitOffset>0x11</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Freeze IWDG counter in stop mode</Val>
- <Val value="0x1">IWDG counter active in stop mode</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>IWDG_STDBY</Name>
- <Description/>
- <BitOffset>0x12</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Freeze IWDG counter in standby mode</Val>
- <Val value="0x1">IWDG counter active in standby mode</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>WWDG_SW</Name>
- <Description/>
- <BitOffset>0x13</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Hardware window watchdog</Val>
- <Val value="0x1">Software window watchdog</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>BFB2</Name>
- <Description/>
- <BitOffset>0x14</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Dual-bank boot disable</Val>
- <Val value="0x1">Dual-bank boot enable</Val>
- </Values>
- </Bit>
- <Bit config="2,3,4,5,6,7,8,9,10">
- <Name>DB1M</Name>
- <Description>Dual-Bank on 1 MB Flash or 512 KB Flash memory devices</Description>
- <BitOffset>0x15</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">1 MB or 512 Kb single Flash: contiguous address in bank1</Val>
- <Val value="0x1">1 MB or 512 Kb dual-bank Flash with contiguous addresses. When DB1M is set, a hard Fault is generated when the requested address goes over 1 MB or 512 Kb.</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>DBANK</Name>
- <Description>This bit can only be written when PCROPA/B is disabled</Description>
- <BitOffset>0x16</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Single bank mode with 128 bits data read width</Val>
- <Val value="0x1">Dual bank mode with 64 bits data</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>nBOOT1</Name>
- <Description>This bit selects the boot mode only when BOOT0=1. If BOOT0 = 0, boot from system memory when nSWBOOT0=1 and main flash is empty,otherwise, boot from main flash memory.</Description>
- <BitOffset>0x17</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Boot from embedded SRAM1 when BOOT0=1</Val>
- <Val value="0x1">Boot from system memory when BOOT0=1</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>SRAM2_PE</Name>
- <Description>SRAM2 parity check enable</Description>
- <BitOffset>0x18</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">SRAM2 parity check enable</Val>
- <Val value="0x1">SRAM2 parity check disable</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>SRAM2_RST</Name>
- <Description>SRAM2 Erase when system reset</Description>
- <BitOffset>0x19</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">SRAM2 erased when a system reset occurs</Val>
- <Val value="0x1">SRAM2 is not erased when a system reset occurs</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>nSWBOOT0</Name>
- <Description>Software BOOT0</Description>
- <BitOffset>0x1A</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">BOOT0 taken from the option bit nBOOT0</Val>
- <Val value="0x1">BOOT0 taken from PH3/BOOT0 pin</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>nBOOT0</Name>
- <Description>This option bit sets the BOOT0 value only when nSWBOOT0=0</Description>
- <BitOffset>0x1B</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">BOOT0 = 1, boot memory depends on nBOOT1 value</Val>
- <Val value="0x1">BOOT0 = 0, boot from system memory when nSWBOOT0=1 and main flash is empty,otherwise, boot from main flash memory</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>PCROP Protection (Bank 1)</Name>
- <Field>
- <Parameters address="0x40022024" name="FLASH_PCROP1SR" size="0x4"/>
- <AssignedBits>
- <Bit config="0,2,3,6,9,10">
- <Name>PCROP1_STRT</Name>
- <Description>Flash Bank 1 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x10" offset="0x08000000"/>
- </Bit>
- <Bit config="1,4,5,7,8">
- <Name>PCROP1_STRT</Name>
- <Description>Flash Bank 1 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x8" offset="0x08000000"/>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x40022028" name="FLASH_PCROP1ER" size="0x4"/>
- <AssignedBits>
- <Bit config="0,2,3,6,9,10">
- <Name>PCROP1_END</Name>
- <Description>Flash Bank 1 PCROP End address. Deactivation of PCROP can be done by enabling PCROP_RDP and changing RDP from level 1 to level 0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x10" offset="0x08000000"/>
- </Bit>
- <Bit config="1,4,5,7,8">
- <Name>PCROP1_END</Name>
- <Description>Flash Bank 1 PCROP End address. Deactivation of PCROP can be done by enabling PCROP_RDP and changing RDP from level 1 to level 0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x8" offset="0x08000000"/>
- </Bit>
- <Bit>
- <Name>PCROP_RDP</Name>
- <Description/>
- <BitOffset>0x1F</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">PCROP zone is kept when RDP is decreased</Val>
- <Val value="0x1">PCROP zone is erased when RDP is decreased</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>Write Protection (Bank 1)</Name>
- <Field>
- <Parameters address="0x4002202C" name="FLASH_WRP1AR" size="0x4"/>
- <AssignedBits>
- <Bit config="0,2,3,6,9,10">
- <Name>WRP1A_STRT</Name>
- <Description>The address of the first page of the Bank 1 WRP first area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08000000"/>
- </Bit>
- <Bit config="1,4,5,7,8">
- <Name>WRP1A_STRT</Name>
- <Description>The address of the first page of the Bank 1 WRP first area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08000000"/>
- </Bit>
- <Bit config="0,2,3,6,9,10">
- <Name>WRP1A_END</Name>
- <Description>The address of the last page of the Bank 1 WRP first area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08000000"/>
- </Bit>
- <Bit config="1,4,5,7,8">
- <Name>WRP1A_END</Name>
- <Description>The address of the last page of the Bank 1 WRP first area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08000000"/>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x40022030" name="FLASH_WRP1BR" size="0x4"/>
- <AssignedBits>
- <Bit config="0,2,3,6,9,10">
- <Name>WRP1B_STRT</Name>
- <Description>The address of the first page of the Bank 1 WRP second area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08000000"/>
- </Bit>
- <Bit config="1,4,5,7,8">
- <Name>WRP1B_STRT</Name>
- <Description>The address of the last page of the Bank 1 WRP second area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08000000"/>
- </Bit>
- <Bit config="0,2,3,6,9,10">
- <Name>WRP1B_END</Name>
- <Description>The address of the last page of the Bank 1 WRP second area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08000000"/>
- </Bit>
- <Bit config="1,4,5,7,8">
- <Name>WRP1B_END</Name>
- <Description>The address of the last page of the Bank 1 WRP second area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08000000"/>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- </Bank>
- <Bank interface="JTAG_SWD">
- <Parameters address="0x40022030" name="Bank 2" size="0x24"/>
- <Category>
- <Name>PCROP Protection (Bank 2)</Name>
- <Field>
- <Parameters address="0x40022044" name="FLASH_PCROP2SR" size="0x4"/>
- <AssignedBits>
- <Bit config="0,10"> <!-- 2M whith offset 1M></!-->
- <Name>PCROP2_STRT</Name>
- <Description>Flash Bank 2 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x16" offset="0x08100000"/>
- </Bit>
- <Bit config="2,3"> <!-- 1M whith offset 512K></!-->
- <Name>PCROP2_STRT</Name>
- <Description>Flash Bank 2 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x10</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x10" offset="0x08000000"/>
- </Bit>
- <Bit config="6,9"> <!-- 512K whith offset 256K></!-->
- <Name>PCROP2_STRT</Name>
- <Description>Flash Bank 2 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x16" offset="0x08040000"/>
- </Bit>
- <Bit config="1">
- <Name>PCROP2_STRT</Name>
- <Description>Flash Bank 2 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x8" offset="0x08100000"/>
- </Bit>
- <Bit config="4,5">
- <Name>PCROP2_STRT</Name>
- <Description>Flash Bank 2 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x10</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x8" offset="0x08080000"/>
- </Bit>
- <Bit config="7,8">
- <Name>PCROP2_STRT</Name>
- <Description>Flash Bank 2 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x8" offset="0x08040000"/>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x40022048" name="FLASH_PCROP2ER" size="0x4"/>
- <AssignedBits>
- <Bit config="0,10">
- <Name>PCROP2_END</Name>
- <Description>Flash Bank 2 PCROP End address. Deactivation of PCROP can be done by enabling PCROP_RDP and changing RDP from level 1 to level 0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x16" offset="0x08100000"/>
- </Bit>
- <Bit config="2,3">
- <Name>PCROP2_END</Name>
- <Description>Flash Bank 2 PCROP End address. Deactivation of PCROP can be done by enabling PCROP_RDP and changing RDP from level 1 to level 0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x10</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x10" offset="0x08000000"/>
- </Bit>
- <Bit config="6,9">
- <Name>PCROP2_END</Name>
- <Description>Flash Bank 2 PCROP End address. Deactivation of PCROP can be done by enabling PCROP_RDP and changing RDP from level 1 to level 0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x16" offset="0x08040000"/>
- </Bit>
- <Bit config="1">
- <Name>PCROP2_END</Name>
- <Description>Flash Bank 2 PCROP End address. Deactivation of PCROP can be done by enabling PCROP_RDP and changing RDP from level 1 to level 0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x8" offset="0x08100000"/>
- </Bit>
- <Bit config="4,5">
- <Name>PCROP2_END</Name>
- <Description>Flash Bank 2 PCROP End address. Deactivation of PCROP can be done by enabling PCROP_RDP and changing RDP from level 1 to level 0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x10</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x8" offset="0x08080000"/>
- </Bit>
- <Bit config="7,8">
- <Name>PCROP2_END</Name>
- <Description>Flash Bank 2 PCROP End address. Deactivation of PCROP can be done by enabling PCROP_RDP and changing RDP from level 1 to level 0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x8" offset="0x08040000"/>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>Write Protection (Bank 2)</Name>
- <Field>
- <Parameters address="0x4002204C" name="FLASH_WRP2AR" size="0x4"/>
- <AssignedBits>
- <Bit config="0,10">
- <Name>WRP2A_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP first area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08100000"/>
- </Bit>
- <Bit config="2,3">
- <Name>WRP2A_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP first area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08000000"/>
- </Bit>
- <Bit config="6,9">
- <Name>WRP2A_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP first area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08040000"/>
- </Bit>
- <Bit config="1">
- <Name>WRP2A_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP first area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08100000"/>
- </Bit>
- <Bit config="4,5">
- <Name>WRP2A_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP first area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08080000"/>
- </Bit>
- <Bit config="7,8">
- <Name>WRP2A_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP first area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08040000"/>
- </Bit>
- <Bit config="0,10">
- <Name>WRP2A_END</Name>
- <Description>The address of last page of the Bank 2 WRP first area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08100000"/>
- </Bit>
- <Bit config="2,3">
- <Name>WRP2A_END</Name>
- <Description>The address of last page of the Bank 2 WRP first area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08000000"/>
- </Bit>
- <Bit config="6,9">
- <Name>WRP2A_END</Name>
- <Description>The address of last page of the Bank 2 WRP first area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08040000"/>
- </Bit>
- <Bit config="1">
- <Name>WRP2A_END</Name>
- <Description>The address of last page of the Bank 2 WRP first area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08100000"/>
- </Bit>
- <Bit config="4,5">
- <Name>WRP2A_END</Name>
- <Description>The address of last page of the Bank 2 WRP first area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08080000"/>
- </Bit>
- <Bit config="7,8">
- <Name>WRP2A_END</Name>
- <Description>The address of last page of the Bank 2 WRP first area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08040000"/>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x40022050" name="FLASH_WRP2BR" size="0x4"/>
- <AssignedBits>
- <Bit config="0,10">
- <Name>WRP2B_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP second area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x7</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08100000"/>
- </Bit>
- <Bit config="2,3">
- <Name>WRP2B_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP second area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x7</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08000000"/>
- </Bit>
- <Bit config="6,9">
- <Name>WRP2B_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP second area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x7</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08040000"/>
- </Bit>
- <Bit config="1">
- <Name>WRP2B_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP second area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x7</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08100000"/>
- </Bit>
- <Bit config="4,5">
- <Name>WRP2B_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP second area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x7</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08080000"/>
- </Bit>
- <Bit config="7,8">
- <Name>WRP2B_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP second area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x7</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08040000"/>
- </Bit>
- <Bit config="0,10">
- <Name>WRP2B_END</Name>
- <Description>The address of last page of the Bank 2 WRP second area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x7</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08100000"/>
- </Bit>
- <Bit config="2,3">
- <Name>WRP2B_END</Name>
- <Description>The address of last page of the Bank 2 WRP second area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x7</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08000000"/>
- </Bit>
- <Bit config="6,9">
- <Name>WRP2B_END</Name>
- <Description>The address of last page of the Bank 2 WRP second area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x7</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08040000"/>
- </Bit>
- <Bit config="1">
- <Name>WRP2B_END</Name>
- <Description>The address of last page of the Bank 2 WRP second area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x7</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08100000"/>
- </Bit>
- <Bit config="4,5">
- <Name>WRP2B_END</Name>
- <Description>The address of last page of the Bank 2 WRP second area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x7</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08080000"/>
- </Bit>
- <Bit config="7,8">
- <Name>WRP2B_END</Name>
- <Description>The address of last page of the Bank 2 WRP second area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x7</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08040000"/>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- </Bank>
- <Bank interface="Bootloader">
- <Parameters address="0x1FF00000" name="Bank 1" size="0x24"/>
- <Category>
- <Name>Read Out Protection</Name>
- <Field>
- <Parameters address="0x1FF00000" name="FLASH_OPTR" size="0x4"/>
- <AssignedBits>
- <Bit>
- <Name>RDP</Name>
- <Description>Read protection option byte. The read protection is used to protect the software code stored in Flash memory.</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0xAA">Level 0, no protection</Val>
- <Val value="0xBB">or any value other than 0xAA and 0xCC: Level 1, read protection</Val>
- <Val value="0xCC">Level 2, chip protection</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>BOR Level</Name>
- <Field>
- <Parameters address="0x1FF00000" name="FLASH_OPTR" size="0x4"/>
- <AssignedBits>
- <Bit>
- <Name>BOR_LEV</Name>
- <Description>These bits contain the supply level threshold that activates/releases the reset. They can be written to program a new BOR level value into Flash memory</Description>
- <BitOffset>0x8</BitOffset>
- <BitWidth>0x3</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">BOR Level 0, reset level threshold is around 1.7 V</Val>
- <Val value="0x1">BOR Level 1, reset level threshold is around 2.0 V</Val>
- <Val value="0x2">BOR Level 2, reset level threshold is around 2.2 V</Val>
- <Val value="0x3">BOR Level 3, reset level threshold is around 2.5 V</Val>
- <Val value="0x4">BOR Level 4, reset level threshold is around 2.8 V</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>User Configuration</Name>
- <Field>
- <Parameters address="0x1FF00000" name="FLASH_OPTR" size="0x4"/>
- <AssignedBits>
- <Bit>
- <Name>nRST_STOP</Name>
- <Description/>
- <BitOffset>0xC</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Reset generated when entering Stop mode</Val>
- <Val value="0x1">No reset generated</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>nRST_STDBY</Name>
- <Description/>
- <BitOffset>0xD</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Reset generated when entering Standby mode</Val>
- <Val value="0x1">No reset generated</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>nRST_SHDW</Name>
- <Description/>
- <BitOffset>0xE</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Reset generated when entering the Shutdown mode</Val>
- <Val value="0x1">No reset generated when entering the Shutdown mode</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>IWDG_SW</Name>
- <Description/>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Hardware independant watchdog</Val>
- <Val value="0x1">Software independant watchdog</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>IWDG_STOP</Name>
- <Description/>
- <BitOffset>0x11</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Freeze IWDG counter in stop mode</Val>
- <Val value="0x1">IWDG counter active in stop mode</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>IWDG_STDBY</Name>
- <Description/>
- <BitOffset>0x12</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Freeze IWDG counter in standby mode</Val>
- <Val value="0x1">IWDG counter active in standby mode</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>WWDG_SW</Name>
- <Description/>
- <BitOffset>0x13</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Hardware window watchdog</Val>
- <Val value="0x1">Software window watchdog</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>BFB2</Name>
- <Description/>
- <BitOffset>0x14</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Dual-bank boot disable</Val>
- <Val value="0x1">Dual-bank boot enable</Val>
- </Values>
- </Bit>
- <Bit config="10">
- <Name>DB1M</Name>
- <Description>Dual-Bank on 1 MB Flash or 512 KB Flash memory devices</Description>
- <BitOffset>0x15</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">1 MB or 512 Kb single Flash: contiguous address in bank1</Val>
- <Val value="0x1">1 MB or 512 Kb dual-bank Flash with contiguous addresses. When DB1M is set, a hard Fault is generated when the requested address goes over 1 MB or 512 Kb.</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>DBANK</Name>
- <Description>This bit can only be written when PCROPA/B is disabled.</Description>
- <BitOffset>0x16</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Single bank mode with 128 bits data read width</Val>
- <Val value="0x1">Dual bank mode with 64 bits data</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>nBOOT1</Name>
- <Description/>
- <BitOffset>0x17</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Boot from Flash if BOOT0 = 0, otherwise Embedded SRAM1</Val>
- <Val value="0x1">Boot from Flash if BOOT0 = 0, otherwise system memory</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>SRAM2_PE</Name>
- <Description/>
- <BitOffset>0x18</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">SRAM2 parity check enable</Val>
- <Val value="0x1">SRAM2 parity check disable</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>SRAM2_RST</Name>
- <Description/>
- <BitOffset>0x19</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">SRAM2 erased when a system reset occurs</Val>
- <Val value="0x1">SRAM2 is not erased when a system reset occurs</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>nSWBOOT0</Name>
- <Description>Software BOOT0</Description>
- <BitOffset>0x1A</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">BOOT0 taken from the option bit nBOOT0</Val>
- <Val value="0x1">BOOT0 taken from PH3/BOOT0 pin</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>nBOOT0</Name>
- <Description>This option bit sets the BOOT0 value only when nSWBOOT0=0</Description>
- <BitOffset>0x1B</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">BOOT0 = 1, boot memory depends on nBOOT1 value</Val>
- <Val value="0x1">BOOT0 = 0, boot from main flash memory</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>PCROP Protection (Bank 1)</Name>
- <Field>
- <Parameters address="0x1FF00008" name="FLASH_PCROP1SR" size="0x4"/>
- <AssignedBits>
- <Bit config="0,10">
- <Name>PCROP1_STRT</Name>
- <Description>Flash Bank 1 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x10" offset="0x08000000"/>
- </Bit>
- <Bit config="1">
- <Name>PCROP1_STRT</Name>
- <Description>Flash Bank 1 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x8" offset="0x08000000"/>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x1FF00010" name="FLASH_PCROP1ER" size="0x4"/>
- <AssignedBits>
- <Bit config="0,10">
- <Name>PCROP1_END</Name>
- <Description>Flash Bank 1 PCROP End address. Deactivation of PCROP can be done by enabling PCROP_RDP and changing RDP from level 1 to level 0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x10" offset="0x08000000"/>
- </Bit>
- <Bit config="1">
- <Name>PCROP1_END</Name>
- <Description>Flash Bank 1 PCROP End address. Deactivation of PCROP can be done by enabling PCROP_RDP and changing RDP from level 1 to level 0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x8" offset="0x08000000"/>
- </Bit>
- <Bit>
- <Name>PCROP_RDP</Name>
- <Description/>
- <BitOffset>0x1F</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">PCROP zone is kept when RDP is decreased</Val>
- <Val value="0x1">PCROP zone is erased when RDP is decreased</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>Write Protection (Bank 1)</Name>
- <Field>
- <Parameters address="0x1FF00018" name="FLASH_WRP1AR" size="0x4"/>
- <AssignedBits>
- <Bit config="0,10">
- <Name>WRP1A_STRT</Name>
- <Description>The address of the first page of the Bank 1 WRP first area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08000000"/>
- </Bit>
- <Bit config="1">
- <Name>WRP1A_STRT</Name>
- <Description>The address of the first page of the Bank 1 WRP first area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08000000"/>
- </Bit>
- <Bit config="0,10">
- <Name>WRP1A_END</Name>
- <Description>The address of the last page of the Bank 1 WRP first area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08000000"/>
- </Bit>
- <Bit config="1">
- <Name>WRP1A_END</Name>
- <Description>The address of the last page of the Bank 1 WRP first area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08000000"/>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x1FF00020" name="FLASH_WRP1BR" size="0x4"/>
- <AssignedBits>
- <Bit config="0,10">
- <Name>WRP1B_STRT</Name>
- <Description>The address of the first page of the Bank 1 WRP second area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08000000"/>
- </Bit>
- <Bit config="1">
- <Name>WRP1B_STRT</Name>
- <Description>The address of the first page of the Bank 1 WRP second area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08000000"/>
- </Bit>
- <Bit config="0,10">
- <Name>WRP1B_END</Name>
- <Description>The address of the last page of the Bank 1 WRP second area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08000000"/>
- </Bit>
- <Bit config="1">
- <Name>WRP1B_END</Name>
- <Description>The address of the last page of the Bank 1 WRP second area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08000000"/>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- </Bank>
- <Bank interface="Bootloader">
- <Parameters address="0x1FF01000" name="Bank 2" size="0x24"/>
- <Category>
- <Name>PCROP Protection (Bank 2)</Name>
- <Field>
- <Parameters address="0x1FF01008" name="FLASH_PCROP2SR" size="0x4"/>
- <AssignedBits>
- <Bit config="0,10">
- <Name>PCROP2_STRT</Name>
- <Description>Flash Bank 2 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x10</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x10" offset="0x08000000"/>
- </Bit>
- <Bit config="1">
- <Name>PCROP2_STRT</Name>
- <Description>Flash Bank 2 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x10</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x8" offset="0x08080000"/>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x1FF01010" name="FLASH_PCROP2ER" size="0x4"/>
- <AssignedBits>
- <Bit config="0,10">
- <Name>PCROP2_END</Name>
- <Description>Flash Bank 2 PCROP End address. Deactivation of PCROP can be done by enabling PCROP_RDP and changing RDP from level 1 to level 0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x10</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x10" offset="0x08000000"/>
- </Bit>
- <Bit config="1">
- <Name>PCROP2_END</Name>
- <Description>Flash Bank 2 PCROP End address. Deactivation of PCROP can be done by enabling PCROP_RDP and changing RDP from level 1 to level 0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x10</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x8" offset="0x08080000"/>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>Write Protection (Bank 2)</Name>
- <Field>
- <Parameters address="0x1FF01018" name="FLASH_WRP2AR" size="0x4"/>
- <AssignedBits>
- <Bit config="0,10">
- <Name>WRP2A_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP first area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08000000"/>
- </Bit>
- <Bit config="1">
- <Name>WRP2A_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP first area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08080000"/>
- </Bit>
- <Bit config="0,10">
- <Name>WRP2A_END</Name>
- <Description>The address of last page of the Bank 2 WRP first area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08000000"/>
- </Bit>
- <Bit config="1">
- <Name>WRP2A_END</Name>
- <Description>The address of last page of the Bank 2 WRP first area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08080000"/>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x1FF01020" name="FLASH_WRP2BR" size="0x4"/>
- <AssignedBits>
- <Bit config="0,10">
- <Name>WRP2B_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP second area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08000000"/>
- </Bit>
- <Bit config="1">
- <Name>WRP2B_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP second area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08080000"/>
- </Bit>
- <Bit config="0,10">
- <Name>WRP2B_END</Name>
- <Description>The address of last page of the Bank 2 WRP second area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08000000"/>
- </Bit>
- <Bit config="1">
- <Name>WRP2B_END</Name>
- <Description>The address of last page of the Bank 2 WRP second area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08080000"/>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- </Bank>
- </Peripheral>
- </Peripherals>
- </Device>
- </Root>
|