arm_musca_a.cfg 1.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546
  1. # SPDX-License-Identifier: GPL-2.0-or-later
  2. #
  3. # Configuration script for ARM Musca-A development board
  4. #
  5. # For now we do not support Musca A flash programming using OpenOCD. However, a
  6. # work area is configured for flash programming speed up.
  7. #
  8. # GDB considers all memory as RAM unless target supplies a memory map.
  9. # OpenOCD will only send memory map if flash banks are configured. Otherwise,
  10. # configure GDB after connection by issuing following commands:
  11. # (gdb) mem 0x10200000 0x109FFFFF ro
  12. # (gdb) mem 0x00200000 0x009FFFFF ro
  13. # (gdb) set mem inaccessible-by-default off
  14. # ARM Musca A board supports both JTAG and SWD transports.
  15. source [find target/swj-dp.tcl]
  16. # set a safe JTAG clock speed, can be overridden
  17. adapter speed 1000
  18. global _CHIPNAME
  19. if { [info exists CHIPNAME] } {
  20. set _CHIPNAME $CHIPNAME
  21. } else {
  22. set _CHIPNAME MUSCA_A
  23. }
  24. if { [info exists CPUTAPID] } {
  25. set _CPUTAPID $CPUTAPID
  26. } else {
  27. set _CPUTAPID 0x6ba00477
  28. }
  29. # Enable CPU1 debugging as a separate GDB target
  30. set _ENABLE_CPU1 1
  31. # Musca A1 has 32KB SRAM banks. Override default work-area-size to 8KB per CPU
  32. set WORKAREASIZE_CPU0 0x2000
  33. set WORKAREASIZE_CPU1 0x2000
  34. # Set SRAM bank 1 to be used for work area. Override here if needed.
  35. set WORKAREAADDR_CPU0 0x30008000
  36. set WORKAREAADDR_CPU1 0x3000A000
  37. source [find target/arm_corelink_sse200.cfg]