| 1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495 |
- # SPDX-License-Identifier: GPL-2.0-or-later
- # Elector Internet Radio board
- # http://www.ethernut.de/en/hardware/eir/index.html
- source [find target/at91sam7se512.cfg]
- $_TARGETNAME configure -event reset-init {
- # WDT_MR, disable watchdog
- mww 0xFFFFFD44 0x00008000
- # RSTC_MR, enable user reset
- mww 0xfffffd08 0xa5000001
- # CKGR_MOR
- mww 0xFFFFFC20 0x00000601
- sleep 10
- # CKGR_PLLR
- mww 0xFFFFFC2C 0x00481c0e
- sleep 10
- # PMC_MCKR
- mww 0xFFFFFC30 0x00000007
- sleep 10
- # PMC_IER
- mww 0xFFFFFF60 0x00480100
- #
- # Enable SDRAM interface.
- #
- # Enable SDRAM control at PIO A.
- mww 0xfffff474 0x3f800000 ;# PIO_BSR_OFF
- mww 0xfffff404 0x3f800000 ;# PIO_PDR_OFF
- # Enable address bus (A0, A2-A11, A13-A17) at PIO B
- mww 0xfffff674 0x0003effd ;# PIO_BSR_OFF
- mww 0xfffff604 0x0003effd ;# PIO_PDR_OFF
- # Enable 16 bit data bus at PIO C
- mww 0xfffff870 0x0000ffff ;# PIO_ASR_OFF
- mww 0xfffff804 0x0000ffff ;# PIO_PDR_OFF
- # Enable SDRAM chip select
- mww 0xffffff80 0x00000002 ;# EBI_CSA_OFF
- # Set SDRAM characteristics in configuration register.
- # Hard coded values for MT48LC32M16A2 with 48MHz CPU.
- mww 0xffffffb8 0x2192215a ;# SDRAMC_CR_OFF
- sleep 10
- # Issue 16 bit SDRAM command: NOP
- mww 0xffffffb0 0x00000011 ;# SDRAMC_MR_OFF
- mww 0x20000000 0x00000000
- # Issue 16 bit SDRAM command: Precharge all
- mww 0xffffffb0 0x00000012 ;# SDRAMC_MR_OFF
- mww 0x20000000 0x00000000
- # Issue 8 auto-refresh cycles
- mww 0xffffffb0 0x00000014 ;# SDRAMC_MR_OFF
- mww 0x20000000 0x00000000
- mww 0xffffffb0 0x00000014 ;# SDRAMC_MR_OFF
- mww 0x20000000 0x00000000
- mww 0xffffffb0 0x00000014 ;# SDRAMC_MR_OFF
- mww 0x20000000 0x00000000
- mww 0xffffffb0 0x00000014 ;# SDRAMC_MR_OFF
- mww 0x20000000 0x00000000
- mww 0xffffffb0 0x00000014 ;# SDRAMC_MR_OFF
- mww 0x20000000 0x00000000
- mww 0xffffffb0 0x00000014 ;# SDRAMC_MR_OFF
- mww 0x20000000 0x00000000
- mww 0xffffffb0 0x00000014 ;# SDRAMC_MR_OFF
- mww 0x20000000 0x00000000
- mww 0xffffffb0 0x00000014 ;# SDRAMC_MR_OFF
- mww 0x20000000 0x00000000
- # Issue 16 bit SDRAM command: Set mode register
- mww 0xffffffb0 0x00000013 ;# SDRAMC_MR_OFF
- mww 0x20000014 0xcafedede
- # Set refresh rate count ???
- mww 0xffffffb4 0x00000013 ;# SDRAMC_TR_OFF
- # Issue 16 bit SDRAM command: Normal mode
- mww 0xffffffb0 0x00000010 ;# SDRAMC_MR_OFF
- mww 0x20000000 0x00000180
- #
- # Enable external reset key.
- #
- mww 0xfffffd08 0xa5000001
- }
|