radiona_ulx3s.cfg 1.0 KB

123456789101112131415161718192021222324252627
  1. # SPDX-License-Identifier: GPL-2.0-or-later
  2. #
  3. # Radiona ULX3S
  4. # https://radiona.org/ulx3s/
  5. # Currently there are following board variants:
  6. # CS-ULX3S-01 - LFE5U 12F
  7. # CS-ULX3S-02 - LFE5U 45F
  8. # CS-ULX3S-03 - LFE5U 85F
  9. #
  10. # two JTAG interfaces:
  11. # - US1, micro USB port connected to FT231XQ
  12. # This interface should be used with following config:
  13. # interface/ft232r/radiona_ulx3s.cfg
  14. # - J4, 6 pin connector
  15. #
  16. # Both of this interfaces share the JTAG lines (TDI, TMS, TCK, TDO) between
  17. # Lattice ECP5 FPGA chip and ESP32 WiFi controller.
  18. # Note: TRST_N of the ESP32 is pulled up by default and can be pulled down over
  19. # J3 interface.
  20. # See schematics for more information:
  21. # https://github.com/emard/ulx3s/blob/master/doc/schematics_v308.pdf
  22. # https://github.com/emard/ulx3s/blob/master/doc/schematics_v314.pdf
  23. # https://github.com/emard/ulx3s/blob/master/doc/schematics_v315.pdf
  24. # https://github.com/emard/ulx3s/blob/master/doc/schematics_v316.pdf
  25. source [find interface/ft232r/radiona_ulx3s.cfg]
  26. source [find fpga/lattice_ecp5.cfg]