snps_em_sk_v2.1.cfg 659 B

1234567891011121314151617181920212223
  1. # SPDX-License-Identifier: GPL-2.0-or-later
  2. # Copyright (C) 2014-2016,2020 Synopsys, Inc.
  3. # Anton Kolesov <anton.kolesov@synopsys.com>
  4. # Didin Evgeniy <didin@synopsys.com>
  5. #
  6. # Synopsys DesignWare ARC EM Starter Kit v2.1
  7. #
  8. # Configure JTAG cable
  9. # EM Starter Kit has built-in FT2232 chip, which is similar to Digilent HS-1.
  10. source [find interface/ftdi/digilent-hs1.cfg]
  11. # JTAG 10MHz is too fast for EM7D FPU in EM SK 2.1 which has core frequency
  12. # 20MHz. 7.5 MHz seems to work fine.
  13. adapter speed 7500
  14. # ARCs support only JTAG.
  15. transport select jtag
  16. # Configure FPGA. This script supports both LX45 and LX150.
  17. source [find target/snps_em_sk_fpga.cfg]