cc2538.cfg 1.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647
  1. # SPDX-License-Identifier: GPL-2.0-or-later
  2. # Config for Texas Instruments low power RF SoC CC2538
  3. # http://www.ti.com/lit/pdf/swru319
  4. adapter speed 100
  5. source [find target/icepick.cfg]
  6. source [find target/ti-cjtag.cfg]
  7. if { [info exists CHIPNAME] } {
  8. set _CHIPNAME $CHIPNAME
  9. } else {
  10. set _CHIPNAME cc2538
  11. }
  12. #
  13. # Main DAP
  14. #
  15. if { [info exists DAP_TAPID] } {
  16. set _DAP_TAPID $DAP_TAPID
  17. } else {
  18. set _DAP_TAPID 0x8B96402F
  19. }
  20. jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_DAP_TAPID -disable
  21. jtag configure $_CHIPNAME.cpu -event tap-enable "icepick_c_tapenable $_CHIPNAME.jrc 0"
  22. #
  23. # ICEpick-C (JTAG route controller)
  24. #
  25. if { [info exists JRC_TAPID] } {
  26. set _JRC_TAPID $JRC_TAPID
  27. } else {
  28. set _JRC_TAPID 0x8B96402F
  29. }
  30. jtag newtap $_CHIPNAME jrc -irlen 6 -ircapture 0x1 -irmask 0x3f -expected-id $_JRC_TAPID -ignore-version
  31. # A start sequence is needed to change from cJTAG (Compact JTAG) to
  32. # 4-pin JTAG before talking via JTAG commands
  33. jtag configure $_CHIPNAME.jrc -event setup "jtag tapenable $_CHIPNAME.cpu"
  34. jtag configure $_CHIPNAME.jrc -event post-reset "ti_cjtag_to_4pin_jtag $_CHIPNAME.jrc"
  35. #
  36. # Cortex-M3 target
  37. #
  38. set _TARGETNAME $_CHIPNAME.cpu
  39. dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.cpu
  40. target create $_TARGETNAME cortex_m -dap $_CHIPNAME.dap