drv_soft_i2c.c 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185
  1. /*
  2. * Copyright (c) 2006-2023, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2018-11-08 balanceTWK first version
  9. * 2023-06-27 Meco Man replace stm32_udelay as rt_hw_us_delay
  10. */
  11. #include "drv_soft_i2c.h"
  12. #include "drv_config.h"
  13. #if defined(BSP_USING_I2C1) || defined(BSP_USING_I2C2) || defined(BSP_USING_I2C3) || defined(BSP_USING_I2C4) || defined(BSP_USING_I2C5)
  14. //#define DRV_DEBUG
  15. #define LOG_TAG "drv.i2c.sw"
  16. #include <drv_log.h>
  17. static const struct stm32_soft_i2c_config soft_i2c_config[] =
  18. {
  19. #ifdef BSP_USING_I2C1
  20. I2C1_BUS_CONFIG,
  21. #endif
  22. #ifdef BSP_USING_I2C2
  23. I2C2_BUS_CONFIG,
  24. #endif
  25. #ifdef BSP_USING_I2C3
  26. I2C3_BUS_CONFIG,
  27. #endif
  28. #ifdef BSP_USING_I2C4
  29. I2C4_BUS_CONFIG,
  30. #endif
  31. #ifdef BSP_USING_I2C5
  32. I2C5_BUS_CONFIG,
  33. #endif
  34. };
  35. static struct stm32_i2c i2c_obj[sizeof(soft_i2c_config) / sizeof(soft_i2c_config[0])];
  36. /**
  37. * This function initializes the i2c pin.
  38. *
  39. * @param Stm32 i2c dirver class.
  40. */
  41. static void stm32_i2c_gpio_init(struct stm32_i2c *i2c)
  42. {
  43. struct stm32_soft_i2c_config* cfg = (struct stm32_soft_i2c_config*)i2c->ops.data;
  44. rt_pin_mode(cfg->scl, PIN_MODE_OUTPUT_OD);
  45. rt_pin_mode(cfg->sda, PIN_MODE_OUTPUT_OD);
  46. rt_pin_write(cfg->scl, PIN_HIGH);
  47. rt_pin_write(cfg->sda, PIN_HIGH);
  48. }
  49. /**
  50. * This function sets the sda pin.
  51. *
  52. * @param Stm32 config class.
  53. * @param The sda pin state.
  54. */
  55. static void stm32_set_sda(void *data, rt_int32_t state)
  56. {
  57. struct stm32_soft_i2c_config* cfg = (struct stm32_soft_i2c_config*)data;
  58. if (state)
  59. {
  60. rt_pin_write(cfg->sda, PIN_HIGH);
  61. }
  62. else
  63. {
  64. rt_pin_write(cfg->sda, PIN_LOW);
  65. }
  66. }
  67. /**
  68. * This function sets the scl pin.
  69. *
  70. * @param Stm32 config class.
  71. * @param The scl pin state.
  72. */
  73. static void stm32_set_scl(void *data, rt_int32_t state)
  74. {
  75. struct stm32_soft_i2c_config* cfg = (struct stm32_soft_i2c_config*)data;
  76. if (state)
  77. {
  78. rt_pin_write(cfg->scl, PIN_HIGH);
  79. }
  80. else
  81. {
  82. rt_pin_write(cfg->scl, PIN_LOW);
  83. }
  84. }
  85. /**
  86. * This function gets the sda pin state.
  87. *
  88. * @param The sda pin state.
  89. */
  90. static rt_int32_t stm32_get_sda(void *data)
  91. {
  92. struct stm32_soft_i2c_config* cfg = (struct stm32_soft_i2c_config*)data;
  93. return rt_pin_read(cfg->sda);
  94. }
  95. /**
  96. * This function gets the scl pin state.
  97. *
  98. * @param The scl pin state.
  99. */
  100. static rt_int32_t stm32_get_scl(void *data)
  101. {
  102. struct stm32_soft_i2c_config* cfg = (struct stm32_soft_i2c_config*)data;
  103. return rt_pin_read(cfg->scl);
  104. }
  105. static const struct rt_i2c_bit_ops stm32_bit_ops_default =
  106. {
  107. .data = RT_NULL,
  108. .set_sda = stm32_set_sda,
  109. .set_scl = stm32_set_scl,
  110. .get_sda = stm32_get_sda,
  111. .get_scl = stm32_get_scl,
  112. .udelay = rt_hw_us_delay,
  113. .delay_us = 1,
  114. .timeout = 100
  115. };
  116. /**
  117. * if i2c is locked, this function will unlock it
  118. *
  119. * @param stm32 config class
  120. *
  121. * @return RT_EOK indicates successful unlock.
  122. */
  123. static rt_err_t stm32_i2c_bus_unlock(const struct stm32_soft_i2c_config *cfg)
  124. {
  125. rt_int32_t i = 0;
  126. if (PIN_LOW == rt_pin_read(cfg->sda))
  127. {
  128. while (i++ < 9)
  129. {
  130. rt_pin_write(cfg->scl, PIN_HIGH);
  131. rt_hw_us_delay(100);
  132. rt_pin_write(cfg->scl, PIN_LOW);
  133. rt_hw_us_delay(100);
  134. }
  135. }
  136. if (PIN_LOW == rt_pin_read(cfg->sda))
  137. {
  138. return -RT_ERROR;
  139. }
  140. return RT_EOK;
  141. }
  142. /* I2C initialization function */
  143. int rt_hw_i2c_init(void)
  144. {
  145. rt_err_t result;
  146. for (rt_size_t i = 0; i < sizeof(i2c_obj) / sizeof(struct stm32_i2c); i++)
  147. {
  148. i2c_obj[i].ops = stm32_bit_ops_default;
  149. i2c_obj[i].ops.data = (void*)&soft_i2c_config[i];
  150. i2c_obj[i].i2c_bus.priv = &i2c_obj[i].ops;
  151. stm32_i2c_gpio_init(&i2c_obj[i]);
  152. result = rt_i2c_bit_add_bus(&i2c_obj[i].i2c_bus, soft_i2c_config[i].bus_name);
  153. RT_ASSERT(result == RT_EOK);
  154. stm32_i2c_bus_unlock(&soft_i2c_config[i]);
  155. LOG_D("software simulation %s init done, pin scl: %d, pin sda %d",
  156. soft_i2c_config[i].bus_name,
  157. soft_i2c_config[i].scl,
  158. soft_i2c_config[i].sda);
  159. }
  160. return RT_EOK;
  161. }
  162. INIT_BOARD_EXPORT(rt_hw_i2c_init);
  163. #endif /* defined(BSP_USING_I2C1) || defined(BSP_USING_I2C2) || defined(BSP_USING_I2C3) || defined(BSP_USING_I2C4) */