nu_sc.h 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425
  1. /**************************************************************************//**
  2. * @file sc.h
  3. * @brief NUC980 Smartcard (SC) driver header file
  4. *
  5. * SPDX-License-Identifier: Apache-2.0
  6. * @copyright (C) 2018 Nuvoton Technology Corp. All rights reserved.
  7. *****************************************************************************/
  8. #ifndef __NU_SC_H__
  9. #define __NU_SC_H__
  10. #include "nuc980.h"
  11. #ifdef __cplusplus
  12. extern "C"
  13. {
  14. #endif
  15. /** @addtogroup Standard_Driver Standard Driver
  16. @{
  17. */
  18. /** @addtogroup SC_Driver SC Driver
  19. @{
  20. */
  21. /** @addtogroup SC_EXPORTED_CONSTANTS SC Exported Constants
  22. @{
  23. */
  24. #define SC_INTERFACE_NUM 2 /*!< Smartcard interface numbers */ /* NUC980 series has two SC interface */
  25. #define SC_PIN_STATE_HIGH 1 /*!< Smartcard pin status high */
  26. #define SC_PIN_STATE_LOW 0 /*!< Smartcard pin status low */
  27. #define SC_PIN_STATE_IGNORE 0xFFFFFFFF /*!< Ignore pin status */
  28. #define SC_CLK_ON 1 /*!< Smartcard clock on */
  29. #define SC_CLK_OFF 0 /*!< Smartcard clock off */
  30. #define SC_TMR_MODE_0 (0ul << 24) /*!<Timer Operation Mode 0, down count */
  31. #define SC_TMR_MODE_1 (1ul << 24) /*!<Timer Operation Mode 1, down count, start after detect start bit */
  32. #define SC_TMR_MODE_2 (2ul << 24) /*!<Timer Operation Mode 2, down count, start after receive start bit */
  33. #define SC_TMR_MODE_3 (3ul << 24) /*!<Timer Operation Mode 3, down count, use for activation, only timer 0 support this mode */
  34. #define SC_TMR_MODE_4 (4ul << 24) /*!<Timer Operation Mode 4, down count with reload after timeout */
  35. #define SC_TMR_MODE_5 (5ul << 24) /*!<Timer Operation Mode 5, down count, start after detect start bit, reload after timeout */
  36. #define SC_TMR_MODE_6 (6ul << 24) /*!<Timer Operation Mode 6, down count, start after receive start bit, reload after timeout */
  37. #define SC_TMR_MODE_7 (7ul << 24) /*!<Timer Operation Mode 7, down count, start and reload after detect start bit */
  38. #define SC_TMR_MODE_8 (8ul << 24) /*!<Timer Operation Mode 8, up count */
  39. #define SC_TMR_MODE_F (0xF << 24) /*!<Timer Operation Mode 15, down count, reload after detect start bit */
  40. #define SC_INTEN_ACERRIEN_Msk 0x00000400
  41. #define SC_INTEN_RXTOIF_Msk 0x00000200
  42. #define SC_INTEN_INITIEN_Msk 0x00000100
  43. #define SC_INTEN_CDIEN_Msk 0x00000080
  44. #define SC_INTEN_BGTIEN_Msk 0x00000040
  45. #define SC_INTEN_TMR2IEN_Msk 0x00000020
  46. #define SC_INTEN_TMR1IEN_Msk 0x00000010
  47. #define SC_INTEN_TMR0IEN_Msk 0x00000008
  48. #define SC_INTEN_TERRIEN_Msk 0x00000004
  49. #define SC_INTEN_TBEIEN_Msk 0x00000002
  50. #define SC_INTEN_RDAIEN_Msk 0x00000001
  51. #define SC_INTSTS_ACERRIF_Msk 0x00000400
  52. #define SC_INTSTS_RBTOIF_Msk 0x00000200
  53. #define SC_INTSTS_CDIF_Msk 0x00000080
  54. #define SC_INTSTS_TMR2IF_Msk 0x00000020
  55. #define SC_INTSTS_TMR1IF_Msk 0x00000010
  56. #define SC_INTSTS_TMR0IF_Msk 0x00000008
  57. #define SC_INTSTS_TERRIF_Msk 0x00000004
  58. #define SC_INTSTS_TBEIF_Msk 0x00000002
  59. #define SC_INTSTS_RDAIF_Msk 0x00000001
  60. #define SC_CTL_SYNC_Msk 0x40000000
  61. #define SC_CTL_CDLV_Msk 0x04000000
  62. #define SC_CTL_CDDBSEL_Msk 0x03000000
  63. #define SC_CTL_TXRTYEN_Msk 0x00800000
  64. #define SC_CTL_TXRTY_Msk 0x00700000
  65. #define SC_CTL_RXRTYEN_Msk 0x00080000
  66. #define SC_CTL_RXRTY_Msk 0x00070000
  67. #define SC_CTL_NSB_Msk 0x00008000
  68. #define SC_CTL_TMRSEL_Msk 0x00006000
  69. #define SC_CTL_RXTRGLV_Msk 0x000000C0
  70. #define SC_CTL_AUTOCEN_Msk 0x00000008
  71. #define SC_CTL_RXOFF_Msk 0x00000002
  72. #define SC_CTL_SCEN_Msk 0x00000001
  73. #define SC_PINCTL_SYNC_Msk 0x40000000
  74. #define SC_PINCTL_PWRINV_Msk 0x00000800
  75. #define SC_PINCTL_SCDOUT_Msk 0x00000200
  76. #define SC_PINCTL_CLKKEEP_Msk 0x00000040
  77. #define SC_PINCTL_SCRST_Msk 0x00000002
  78. #define SC_PINCTL_PWREN_Msk 0x00000001
  79. #define SC_ALTCTL_ADACEN_Msk 0x00000800
  80. #define SC_ALTCTL_CNTEN2_Msk 0x00000080
  81. #define SC_ALTCTL_CNTEN1_Msk 0x00000040
  82. #define SC_ALTCTL_CNTEN0_Msk 0x00000020
  83. #define SC_ALTCTL_RXRST_Msk 0x00000002
  84. #define SC_ALTCTL_TXRST_Msk 0x00000001
  85. #define SC_ETUCTL_CMPEN_Msk 0x00008000
  86. #define SC_ETUCTL_ETURDIV_Msk 0x00000FFF
  87. #define SC_EGT_EGT_Msk 0x000000FF
  88. #define SC_STATUS_TXACT_Msk 0x80000000
  89. #define SC_STATUS_TXOVERR_Msk 0x40000000
  90. #define SC_STATUS_TXRERR_Msk 0x20000000
  91. #define SC_STATUS_RXACT_Msk 0x00800000
  92. #define SC_STATUS_RXOVERR_Msk 0x00400000
  93. #define SC_STATUS_RXRERR_Msk 0x00200000
  94. #define SC_STATUS_CDPINSTS_Msk 0x00002000
  95. #define SC_STATUS_CINSERT_Msk 0x00001000
  96. #define SC_STATUS_CREMOVE_Msk 0x00000800
  97. #define SC_STATUS_TXEMPTY_Msk 0x00000200
  98. #define SC_STATUS_TXOV_Msk 0x00000100
  99. #define SC_STATUS_BEF_Msk 0x00000040
  100. #define SC_STATUS_FEF_Msk 0x00000020
  101. #define SC_STATUS_PEF_Msk 0x00000010
  102. #define SC_STATUS_RXEMPTY_Msk 0x00000002
  103. #define SC_STATUS_RXOV_Msk 0x00000001
  104. /*@}*/ /* end of group NUC980_SC_EXPORTED_CONSTANTS */
  105. /** @addtogroup NUC980_SC_EXPORTED_FUNCTIONS SC Exported Functions
  106. @{
  107. */
  108. /**
  109. * @brief Enable smartcard interrupt.
  110. * @param[in] sc Smartcard module number
  111. * @param[in] u32Mask Interrupt mask to be enabled. A combination of
  112. * - \ref SC_INTEN_ACERRIEN_Msk
  113. * - \ref SC_INTEN_RXTOIF_Msk
  114. * - \ref SC_INTEN_INITIEN_Msk
  115. * - \ref SC_INTEN_CDIEN_Msk
  116. * - \ref SC_INTEN_BGTIEN_Msk
  117. * - \ref SC_INTEN_TMR2IEN_Msk
  118. * - \ref SC_INTEN_TMR1IEN_Msk
  119. * - \ref SC_INTEN_TMR0IEN_Msk
  120. * - \ref SC_INTEN_TERRIEN_Msk
  121. * - \ref SC_INTEN_TBEIEN_Msk
  122. * - \ref SC_INTEN_RDAIEN_Msk
  123. * @return None
  124. * @details The macro is used to enable Auto-convention error interrupt, Receiver buffer time-out interrupt, Initial end interrupt,
  125. * Card detect interrupt, Block guard time interrupt, Timer2 interrupt, Timer1 interrupt, Timer0 interrupt,
  126. * Transfer error interrupt, Transmit buffer empty interrupt or Receive data reach trigger level interrupt.
  127. * \hideinitializer
  128. */
  129. #define SC_ENABLE_INT(sc, u32Mask) \
  130. do {\
  131. if(sc == 0)\
  132. outpw(REG_SC0_INTEN, inpw(REG_SC0_INTEN) | (u32Mask));\
  133. else\
  134. outpw(REG_SC1_INTEN, inpw(REG_SC1_INTEN) | (u32Mask));\
  135. }while(0)
  136. /**
  137. * @brief Disable smartcard interrupt.
  138. * @param[in] sc Smartcard module number
  139. * @param[in] u32Mask Interrupt mask to be disabled. A combination of
  140. * - \ref SC_INTEN_ACERRIEN_Msk
  141. * - \ref SC_INTEN_RXTOIF_Msk
  142. * - \ref SC_INTEN_INITIEN_Msk
  143. * - \ref SC_INTEN_CDIEN_Msk
  144. * - \ref SC_INTEN_BGTIEN_Msk
  145. * - \ref SC_INTEN_TMR2IEN_Msk
  146. * - \ref SC_INTEN_TMR1IEN_Msk
  147. * - \ref SC_INTEN_TMR0IEN_Msk
  148. * - \ref SC_INTEN_TERRIEN_Msk
  149. * - \ref SC_INTEN_TBEIEN_Msk
  150. * - \ref SC_INTEN_RDAIEN_Msk
  151. * @return None
  152. * @details The macro is used to disable Auto-convention error interrupt, Receiver buffer time-out interrupt, Initial end interrupt,
  153. * Card detect interrupt, Block guard time interrupt, Timer2 interrupt, Timer1 interrupt, Timer0 interrupt,
  154. * Transfer error interrupt, Transmit buffer empty interrupt or Receive data reach trigger level interrupt.
  155. * \hideinitializer
  156. */
  157. #define SC_DISABLE_INT(sc, u32Mask) \
  158. do {\
  159. if(sc == 0)\
  160. outpw(REG_SC0_INTEN, inpw(REG_SC0_INTEN) & ~(u32Mask));\
  161. else\
  162. outpw(REG_SC1_INTEN, inpw(REG_SC1_INTEN) & ~(u32Mask));\
  163. }while(0)
  164. /**
  165. * @brief This macro set VCC pin state of smartcard interface.
  166. * @param[in] sc Smartcard module number
  167. * @param[in] u32State Pin state of VCC pin, valid parameters are:
  168. * \ref SC_PIN_STATE_HIGH :Smartcard pin status high.
  169. * \ref SC_PIN_STATE_LOW :Smartcard pin status low.
  170. * @return None
  171. * @details User can set PWREN (SC_PINCTL[0]) and PWRINV (SC_PINCTL[11])to decide SC_PWR pin is in high or low level.
  172. * \hideinitializer
  173. */
  174. #define SC_SET_VCC_PIN(sc, u32State) \
  175. do {\
  176. if(sc == 0) {\
  177. while(inpw(REG_SC0_PINCTL) & SC_PINCTL_SYNC_Msk);\
  178. if(u32State)\
  179. outpw(REG_SC0_PINCTL, inpw(REG_SC0_PINCTL) | SC_PINCTL_PWREN_Msk);\
  180. else\
  181. outpw(REG_SC0_PINCTL, inpw(REG_SC0_PINCTL) & ~SC_PINCTL_PWREN_Msk);\
  182. } else {\
  183. while(inpw(REG_SC1_PINCTL) & SC_PINCTL_SYNC_Msk);\
  184. if(u32State)\
  185. outpw(REG_SC1_PINCTL, inpw(REG_SC1_PINCTL) | SC_PINCTL_PWREN_Msk);\
  186. else\
  187. outpw(REG_SC1_PINCTL, inpw(REG_SC1_PINCTL) & ~SC_PINCTL_PWREN_Msk);\
  188. }\
  189. }while(0)
  190. /**
  191. * @brief Set CLK output status.
  192. * @param[in] sc Smartcard module number
  193. * @param[in] u32OnOff Clock on or off for selected smartcard module, valid values are:
  194. * \ref SC_CLK_ON :Smartcard clock on.
  195. * \ref SC_CLK_OFF :Smartcard clock off.
  196. * @return None
  197. * @details User can set CLKKEEP (SC_PINCTL[6]) to decide SC_CLK pin always keeps free running or not.
  198. * \hideinitializer
  199. */
  200. #define SC_SET_CLK_PIN(sc, u32OnOff)\
  201. do {\
  202. if(sc == 0) {\
  203. while(inpw(REG_SC0_PINCTL) & SC_PINCTL_SYNC_Msk);\
  204. if(u32OnOff)\
  205. outpw(REG_SC0_PINCTL, inpw(REG_SC0_PINCTL) | SC_PINCTL_CLKKEEP_Msk);\
  206. else\
  207. outpw(REG_SC0_PINCTL, inpw(REG_SC0_PINCTL) & ~SC_PINCTL_CLKKEEP_Msk);\
  208. } else {\
  209. while(inpw(REG_SC1_PINCTL) & SC_PINCTL_SYNC_Msk);\
  210. if(u32OnOff)\
  211. outpw(REG_SC1_PINCTL, inpw(REG_SC1_PINCTL) | SC_PINCTL_CLKKEEP_Msk);\
  212. else\
  213. outpw(REG_SC1_PINCTL, inpw(REG_SC1_PINCTL) & ~SC_PINCTL_CLKKEEP_Msk);\
  214. }\
  215. }while(0)
  216. /**
  217. * @brief Set I/O pin state.
  218. * @param[in] sc Smartcard module number
  219. * @param[in] u32State Pin state of I/O pin, valid parameters are:
  220. * \ref SC_PIN_STATE_HIGH :Smartcard pin status high.
  221. * \ref SC_PIN_STATE_LOW :Smartcard pin status low.
  222. * @return None
  223. * @details User can set SCDOUT(SC_PINCTL[9]) to decide SCDOUT pin to high or low.
  224. * \hideinitializer
  225. */
  226. #define SC_SET_IO_PIN(sc, u32State)\
  227. do {\
  228. if(sc == 0) {\
  229. while(inpw(REG_SC0_PINCTL) & SC_PINCTL_SYNC_Msk);\
  230. if(u32State)\
  231. outpw(REG_SC0_PINCTL, inpw(REG_SC0_PINCTL) | SC_PINCTL_SCDOUT_Msk);\
  232. else\
  233. outpw(REG_SC0_PINCTL, inpw(REG_SC0_PINCTL) & ~SC_PINCTL_SCDOUT_Msk);\
  234. } else {\
  235. while(inpw(REG_SC1_PINCTL) & SC_PINCTL_SYNC_Msk);\
  236. if(u32State)\
  237. outpw(REG_SC1_PINCTL, inpw(REG_SC1_PINCTL) | SC_PINCTL_SCDOUT_Msk);\
  238. else\
  239. outpw(REG_SC1_PINCTL, inpw(REG_SC1_PINCTL) & ~SC_PINCTL_SCDOUT_Msk);\
  240. }\
  241. }while(0)
  242. /**
  243. * @brief Set RST pin state.
  244. * @param[in] sc Smartcard module number
  245. * @param[in] u32State Pin state of RST pin, valid parameters are:
  246. * \ref SC_PIN_STATE_HIGH :Smartcard pin status high.
  247. * \ref SC_PIN_STATE_LOW :Smartcard pin status low.
  248. * @return None
  249. * @details User can set SCRST(SC_PINCTL[1]) to decide SCRST pin to high or low.
  250. * \hideinitializer
  251. */
  252. #define SC_SET_RST_PIN(sc, u32State)\
  253. do {\
  254. if(sc == 0) {\
  255. while(inpw(REG_SC0_PINCTL) & SC_PINCTL_SYNC_Msk);\
  256. if(u32State)\
  257. outpw(REG_SC0_PINCTL, inpw(REG_SC0_PINCTL) | SC_PINCTL_SCRST_Msk);\
  258. else\
  259. outpw(REG_SC0_PINCTL, inpw(REG_SC0_PINCTL) & ~SC_PINCTL_SCRST_Msk);\
  260. } else {\
  261. while(inpw(REG_SC1_PINCTL) & SC_PINCTL_SYNC_Msk);\
  262. if(u32State)\
  263. outpw(REG_SC1_PINCTL, inpw(REG_SC1_PINCTL) | SC_PINCTL_SCRST_Msk);\
  264. else\
  265. outpw(REG_SC1_PINCTL, inpw(REG_SC1_PINCTL) & ~SC_PINCTL_SCRST_Msk);\
  266. }\
  267. }while(0)
  268. /**
  269. * @brief Read one byte from smartcard module receive FIFO.
  270. * @param[in] sc Smartcard module number
  271. * @return One byte read from receive FIFO.
  272. * @details By reading DAT register, the SC will return an 8-bit received data.
  273. * \hideinitializer
  274. */
  275. #define SC_READ(sc) (sc == 0 ? inpw(REG_SC0_DAT) : inpw(REG_SC1_DAT))
  276. /**
  277. * @brief Write one byte to smartcard module transmit FIFO.
  278. * @param[in] sc Smartcard module number
  279. * @param[in] u8Data Data to write to transmit FIFO.
  280. * @return None
  281. * @details By writing data to DAT register, the SC will send out an 8-bit data.
  282. * \hideinitializer
  283. */
  284. #define SC_WRITE(sc, u8Data) \
  285. do {\
  286. if(sc == 0)\
  287. outpw(REG_SC0_DAT, u8Data);\
  288. else\
  289. outpw(REG_SC1_DAT, u8Data);\
  290. }while(0)
  291. /**
  292. * @brief This macro set smartcard stop bit length.
  293. * @param[in] sc Smartcard module number
  294. * @param[in] u32Len Stop bit length, ether 1 or 2.
  295. * @return None
  296. * @details Stop bit length must be 1 for T = 1 protocol and 2 for T = 0 protocol.
  297. * \hideinitializer
  298. */
  299. #define SC_SET_STOP_BIT_LEN(sc, u32Len) \
  300. do {\
  301. if(sc == 0) {\
  302. outpw(REG_SC0_CTL, (inpw(REG_SC0_CTL) & ~SC_CTL_NSB_Msk) | ((u32Len) == 1 ? 1 : 0));\
  303. } else{ \
  304. outpw(REG_SC1_CTL, (inpw(REG_SC1_CTL) & ~SC_CTL_NSB_Msk) | ((u32Len) == 1 ? 1 : 0));\
  305. }\
  306. }while(0)
  307. /**
  308. * @brief Enable/Disable Tx error retry, and set Tx error retry count.
  309. * @param[in] sc Smartcard module number
  310. * @param[in] u32Count The number of times of Tx error retry count, between 0~8. 0 means disable Tx error retry.
  311. * @return None
  312. * @details This macro enable/disable transmitter retry function when parity error has occurred, and set error retry count.
  313. */
  314. static __inline void SC_SetTxRetry(UINT sc, uint32_t u32Count)
  315. {
  316. if (sc == 0)
  317. {
  318. while (inpw(REG_SC0_CTL) & SC_CTL_SYNC_Msk);
  319. outpw(REG_SC0_CTL, inpw(REG_SC0_CTL) & ~(SC_CTL_TXRTY_Msk | SC_CTL_TXRTYEN_Msk));
  320. if (u32Count != 0)
  321. {
  322. while (inpw(REG_SC0_CTL) & SC_CTL_SYNC_Msk);
  323. outpw(REG_SC0_CTL, inpw(REG_SC0_CTL) | (((u32Count - 1) << 20) | SC_CTL_TXRTYEN_Msk));
  324. }
  325. }
  326. else
  327. {
  328. while (inpw(REG_SC1_CTL) & SC_CTL_SYNC_Msk);
  329. outpw(REG_SC1_CTL, inpw(REG_SC1_CTL) & ~(SC_CTL_TXRTY_Msk | SC_CTL_TXRTYEN_Msk));
  330. if (u32Count != 0)
  331. {
  332. while (inpw(REG_SC1_CTL) & SC_CTL_SYNC_Msk);
  333. outpw(REG_SC1_CTL, inpw(REG_SC1_CTL) | (((u32Count - 1) << 20) | SC_CTL_TXRTYEN_Msk));
  334. }
  335. }
  336. }
  337. /**
  338. * @brief Enable/Disable Rx error retry, and set Rx error retry count.
  339. * @param[in] sc Smartcard module number
  340. * @param[in] u32Count The number of times of Rx error retry count, between 0~8. 0 means disable Rx error retry.
  341. * @return None
  342. * @details This macro enable/disable receiver retry function when parity error has occurred, and set error retry count.
  343. */
  344. static __inline void SC_SetRxRetry(UINT sc, uint32_t u32Count)
  345. {
  346. if (sc == 0)
  347. {
  348. while (inpw(REG_SC0_CTL) & SC_CTL_SYNC_Msk);
  349. outpw(REG_SC0_CTL, inpw(REG_SC0_CTL) & ~(SC_CTL_RXRTY_Msk | SC_CTL_RXRTYEN_Msk));
  350. if (u32Count != 0)
  351. {
  352. while (inpw(REG_SC0_CTL) & SC_CTL_SYNC_Msk);
  353. outpw(REG_SC0_CTL, inpw(REG_SC0_CTL) | (((u32Count - 1) << 16) | SC_CTL_RXRTYEN_Msk));
  354. }
  355. }
  356. else
  357. {
  358. while (inpw(REG_SC1_CTL) & SC_CTL_SYNC_Msk);
  359. outpw(REG_SC1_CTL, inpw(REG_SC1_CTL) & ~(SC_CTL_RXRTY_Msk | SC_CTL_RXRTYEN_Msk));
  360. if (u32Count != 0)
  361. {
  362. while (inpw(REG_SC1_CTL) & SC_CTL_SYNC_Msk);
  363. outpw(REG_SC1_CTL, inpw(REG_SC1_CTL) | (((u32Count - 1) << 16) | SC_CTL_RXRTYEN_Msk));
  364. }
  365. }
  366. }
  367. UINT SC_IsCardInserted(UINT sc);
  368. void SC_ClearFIFO(UINT sc);
  369. void SC_Close(UINT sc);
  370. void SC_Open(UINT sc, UINT u32CardDet, UINT u32PWR);
  371. void SC_ResetReader(UINT sc);
  372. void SC_SetBlockGuardTime(UINT sc, UINT u32BGT);
  373. void SC_SetCharGuardTime(UINT sc, UINT u32CGT);
  374. void SC_StopAllTimer(UINT sc);
  375. void SC_StartTimer(UINT sc, UINT u32TimerNum, UINT u32Mode, UINT u32ETUCount);
  376. void SC_StopTimer(UINT sc, UINT u32TimerNum);
  377. /*@}*/ /* end of group SC_EXPORTED_FUNCTIONS */
  378. /*@}*/ /* end of group SC_Driver */
  379. /*@}*/ /* end of group Standard_Driver */
  380. #ifdef __cplusplus
  381. }
  382. #endif
  383. #endif //__NU_SC_H__