RT-Thread-packages
/
cmsis-device-u5
зеркало из https://github-proxy.rt-thread.io/RT-Thread-packages/cmsis-device-u5.git


			
				
					
						
						
							123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222
							<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="en" xml:lang="en">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>Release Notes for STM32U5xx CMSIS</title>
  <style type="text/css">
      code{white-space: pre-wrap;}
      span.smallcaps{font-variant: small-caps;}
      span.underline{text-decoration: underline;}
      div.column{display: inline-block; vertical-align: top; width: 50%;}
  </style>
  <link rel="stylesheet" href="_htmresc/mini-st_2020.css" />
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
  <link rel="icon" type="image/x-icon" href="_htmresc/favicon.png" />
</head>
<body>
<div class="row">
<div class="col-sm-12 col-lg-4">
<center>
<h1 id="release-notes-for-stm32u5xx-cmsis">Release Notes for <mark> STM32U5xx CMSIS </mark></h1>
<p>Copyright © 2021 STMicroelectronics<br />
</p>
<a href="https://www.st.com" class="logo"><img src="_htmresc/st_logo_2020.png" alt="ST logo" /></a>
</center>
</div>
<div class="col-sm-12 col-lg-8">
<h1 id="update-history"><strong>Update History</strong></h1>
<div class="collapse">
<input type="checkbox" id="collapse-section8" checked aria-hidden="true"> <label for="collapse-section8" checked aria-hidden="true"><strong>V1.4.1 / 30-October-2024</strong></label>
<div>
<h2 id="main-changes">Main Changes</h2>
<ul>
<li>General updates to fix known defects and implementation enhancements.</li>
<li>Fix TAMP_CR3_ITAMP7NOER bit definition to be aligned with reference manual.</li>
<li>Add missing USB_OTG_GINTSTS_RSTDET bit definition.</li>
<li>Align USB OTG bit definition with reference manual.</li>
</ul>
<h2 id="backward-compatibility">Backward Compatibility</h2>
<ul>
<li>N/A</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section7" aria-hidden="true"> <label for="collapse-section7" checked aria-hidden="true"><strong>V1.4.0 / 13-February-2024</strong></label>
<div>
<h2 id="main-changes-1">Main Changes</h2>
<p><strong>CMSIS Device</strong> Maintenance Release version of bits and registers definition aligned with RM0456 (STM32U5 reference manual)</p>
<ul>
<li>Add Bits definition for RNG_NSCR register for RNG noise source control</li>
<li>Rename RTC_CR_ALRAOCLR to RTC_CR_ALRAFCLR definition</li>
<li>Rename RTC_CR_ALRBOCLR to RTC_CR_ALRBFCLR definition</li>
<li>Remove SYSCFG_UCPD_CC1ENRXFILTER and SYSCFG_UCPD_CC2ENRXFILTER defines</li>
<li>Remove COMP2 dependency in “stm32u545xx.h” and “stm32u545xx.h” files by removing TIM1_AF1_BKCMP2E, TIM1_AF1_BKCMP2P, TIM1_AF2_BK2CMP2E and TIM1_AF2_BK2CMP2P defines</li>
<li>Remove PWR_PDCRI register in “stm32u545xx.h” and “stm32u545xx.h” files by removing PWR_PDCRI_PD0, PWR_PDCRI_PD1, PWR_PDCRI_PD2, PWR_PDCRI_PD3, PWR_PDCRI_PD4, PWR_PDCRI_PD5, PWR_PDCRI_PD6 and PWR_PDCRI_PD0 defines</li>
<li>Update <strong>partition_stm32u5XXxx.h</strong> files headers</li>
<li>Fix wrong declaration of g_pfnVectors size in GCC <strong>startup_stm32u5XXxx.s</strong> files</li>
<li>Update linker files to properly mark sections readonly for GCC12</li>
</ul>
<h2 id="backward-compatibility-1">Backward Compatibility</h2>
<ul>
<li>N/A</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section6"  aria-hidden="true"> <label for="collapse-section6" checked aria-hidden="true"><strong>V1.3.1 / 20-October-2023</strong></label>
<div>
<h2 id="main-changes-2">Main Changes</h2>
<p><strong>CMSIS Device</strong> Official Release version of bits and registers definition aligned with RM0456 (STM32U5 reference manual)</p>
<ul>
<li>Update STM32U5A5xx devices list with STM32U5A5QII3Q under “stm32u5xx.h” file</li>
</ul>
<h2 id="backward-compatibility-2">Backward Compatibility</h2>
<ul>
<li>N/A</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section5" aria-hidden="true"> <label for="collapse-section5" checked aria-hidden="true"><strong>V1.3.0 / 09-June-2023</strong></label>
<div>
<h2 id="main-changes-3">Main Changes</h2>
<p><strong>CMSIS Device</strong> Official Release version of bits and registers definition aligned with RM0456 (STM32U5 reference manual)</p>
<ul>
<li><strong>Support of new STM32U5F9xx, STM32U5G9xx, STM32U5F7xx and STM32U5G7xx devices</strong>:
<ul>
<li>Add “stm32u5f9xx.h”, “stm32u5g9xx.h”, “stm32u5f7xx.h” and “stm32u5g7xx.h” files</li>
<li>Add startup files “startup_stm32u5f9xx.s”, “startup_stm32u5g9xx.s”, “startup_stm32u5f7xx.s” and “startup_stm32u5g7xx.s” for EWARM, STM32CubeIDE and MDK-ARM toolchains</li>
<li>Add linker files for EWARM and STM32CubeIDE toolchains of STM32U5F9xx/STM32U5G9xx/STM32U5F7xx/STM32U5G7xx devices</li>
</ul></li>
</ul>
<h2 id="backward-compatibility-3">Backward Compatibility</h2>
<ul>
<li>N/A</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section4" aria-hidden="true"> <label for="collapse-section4" checked aria-hidden="true"><strong>V1.2.0 / 08-June-2023</strong></label>
<div>
<h2 id="main-changes-4">Main Changes</h2>
<p><strong>CMSIS Device</strong> Official Release version of bits and registers definition aligned with RM0456 (STM32U5 reference manual)</p>
<ul>
<li><strong>Support of stm32u535xx and stm32u545xx devices</strong>:
<ul>
<li>Add “stm32u535xx.h” and “stm32u545xx.h” files</li>
<li>Add startup files “startup_stm32u535xx.s” and “startup_stm32u545xx.s” for EWARM and STM32CUBEIDE toolchains</li>
<li>Add EWARM and STM32CUBEIDE linker files for all devices for legacy and for TrustZone based application</li>
</ul></li>
<li><p><strong>Registers and bit field definitions updates</strong>:</p>
<ul>
<li>Add USB Dual Role Device FS Endpoint registers:
<ul>
<li>Add Bits definition for USB_DRD_CNTR register</li>
<li>Add Bits definition for USB_DRD_ISTR register</li>
<li>Add Bits definition for USB_DRD_FNR register</li>
<li>Add Bits definition for USB_DRD_DADDR register</li>
<li>Add Bit definition for USB_DRD_BTABLE register</li>
<li>Add Bit definition for LPMCSR register</li>
<li>Add Bits definition for USB_DRD_BCDR register</li>
<li>Add Bits definition for USB_DRD_CHEP register</li>
</ul></li>
<li>Add USB_IRQn interrupt</li>
<li>Add USB_OTG_GCCFG_PULLDOWNEN define</li>
<li>Add LSECSSD and MSI_PLL_UNLOCK global interrupts</li>
<li>Add USART_DMAREQUESTS_SW_WA define</li>
<li>Add DBGMCU_APB1FZR2_DBG_I2C5_STOP and DBGMCU_APB1FZR2_DBG_I2C6_STOP defines</li>
<li>Remove DBGMCU_APB1FZR2_DBG_FDCAN_STOP define</li>
<li>Add AES_IER_RNGEIE AES_ICR_RNGEIF and AES_ISR_RNGEIF defines</li>
<li>Add DMA2D_TRIGGER_SUPPORT define</li>
<li>Rename Bit definition for EXTI_SECENR1 register to EXTI_SECCFGR1 register</li>
<li>Rename Bit definition for EXTI_PRIVENR1 register to EXTI_PRIVCFGR1 register</li>
<li>Add Bit definition for EXTI_LOCKR register</li>
<li>Add EXTI_RTSR1_RT25, EXTI_FTSR1_FT25, EXTI_SWIER1_SWI25, EXTI_RPR1_RPIF25, EXTI_FPR1_FPIF25, EXTI_IMR1_IM25 and EXTI_EMR1_EM25 defines</li>
<li>Add COMP_WINDOW_MODE_SUPPORT define</li>
<li>Add Bit definition for SYSCFG_OTGHSPHYTUNER2 register</li>
<li>Add SYSCFG_CFGR1_SRAMCACHED define</li>
<li>Add UCPD configuration register 3</li>
<li>Add RCC_APB2RSTR_USBRST define</li>
<li>Add RCC_APB2ENR_USBEN define</li>
<li>Add RCC_APB2SMENR_USBSMEN define</li>
<li>Add IS_SPI_GRP1_INSTANCE and IS_SPI_GRP2_INSTANCE macros</li>
<li>Add IS_COMP_ALL_INSTANCE macro</li>
<li>Add IS_HCD_ALL_INSTANCE and IS_PCD_ALL_INSTANCE macro</li>
<li>Add PWR_CR1_FORCE_USBPWR and PWR_VOSR_VDD11USBDIS defines</li>
<li>Rename OCTOSPI_CR_DQM to XSPI_CR_DMM</li>
<li>Rename OCTOSPI_CR_FSEL to XSPI_OCTOSPI_CR_MSEL</li>
<li>Rename ADC4_PW_AUTOFF to ADC4_PWRR_AUTOFF</li>
<li>Rename ADC4_PW_DPD to ADC4_PWRR_DPD</li>
<li>Rename ADC4_PW_VREFPROT to ADC4_PWRR_VREFPROT</li>
<li>Rename ADC4_PW_VREFSECSMP to ADC4_PWRR_VREFSECSMP</li>
</ul></li>
</ul>
<h2 id="backward-compatibility-4">Backward Compatibility</h2>
<ul>
<li>N/A</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section3" aria-hidden="true"> <label for="collapse-section3" checked aria-hidden="true"><strong>V1.1.0 / 16-February-2022</strong></label>
<div>
<h2 id="main-changes-5">Main Changes</h2>
<ul>
<li><strong>CMSIS Device</strong> Maintenance Release version of bits and registers definition aligned with RM0456 (STM32U5 reference manual)
<ul>
<li>Add the support of STM32U595xx, STM32U5A5xx, STM32U599xx and STM32U5A9xx devices</li>
<li>Define XSPI_TypeDef as alias to OCTOSPI_TypeDef and HSPI_TypeDef</li>
<li>Define XSPIM_TypeDef as alias to OCTOSPIM_TypeDef</li>
<li>Update XSPI bit definition to alias OCTOSPI and HSPI bits</li>
<li>Add OPAMP12_COMMON_NS, OPAMP12_COMMON_S, OPAMP12_COMMON, OPAMP12_COMMON_BASE defines</li>
<li>Update OPAMP_Common_TypeDef to align with reference manual</li>
<li>Add the SRAM4 memory definition in all STM32CubeIDE flashloader files</li>
<li>Update the flash size define to support:
<ul>
<li>STM32U575/STM32U585: 2Mbytes flash devices</li>
<li>STM32U595/STM32U5A5/STM32U599/STM32U5A9: 4Mbytes flash devices</li>
</ul></li>
<li>Rename PVD_AVD_IRQHandler to PVD_PVM_IRQHandler in all start-up files</li>
<li>Rename RCC_AHB2RSTR1_ADC1RST to RCC_AHB2RSTR1_ADC12RST</li>
<li>Rename RCC_AHB2ENR1_ADC1EN to RCC_AHB2ENR1_ADC12EN</li>
<li>Rename RCC_AHB2SMENR1_ADC1SMEN to RCC_AHB2SMENR1_ADC12SMEN</li>
<li>Rename RCC_CCIPR1_CLK48MSEL to RCC_CCIPR1_ICLKSEL</li>
<li>Rename RCC_SECCFGR_CLK48MSEC to RCC_SECCFGR_ICLKSEC</li>
<li>Add TIM3 and TIM4 are missing in IS_TIM_32B_COUNTER_INSTANCE macro definition</li>
</ul></li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section2" aria-hidden="true"> <label for="collapse-section2" checked aria-hidden="true"><strong>V1.0.1 / 01-October-2021</strong></label>
<div>
<h2 id="main-changes-6">Main Changes</h2>
<ul>
<li>Rename OTG_FS_BASE_NS to USB_OTG_FS_BASE_NS define</li>
<li>Rename OTG_FS_BASE_S to USB_OTG_FS_BASE_S define</li>
<li>Add LSI_STARTUP_TIME define</li>
<li>Fix wrong IRQn name in partition_stm32u5xx.h</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section1" aria-hidden="true"> <label for="collapse-section1" checked aria-hidden="true"><strong>V1.0.0 / 28-June-2021</strong></label>
<div>
<h2 id="main-changes-7">Main Changes</h2>
<ul>
<li>First official release version of bits and registers definition aligned with RM0456 (STM32U5 reference manual)</li>
</ul>
</div>
</div>
</div>
</div>
<footer class="sticky">
For complete documentation on STM32 Microcontrollers </mark> , visit: <span style="font-color: blue;"><a href="http://www.st.com/stm32">www.st.com/stm32</a></span>
</footer>
</body>
</html>