|
|
@@ -2,15 +2,15 @@ CPU 0 interrupt status:
|
|
|
Int Level Type Status
|
|
|
0 * * Reserved
|
|
|
1 * * Reserved
|
|
|
- 2 2 Level Used: RTC_CORE
|
|
|
- 3 2 Level Used: SYSTIMER_TARGET2_EDGE
|
|
|
- 4 2 Level Used: FROM_CPU_INTR0
|
|
|
+ 2 1 Level Used: RTC_CORE
|
|
|
+ 3 1 Level Used: SYSTIMER_TARGET2_EDGE
|
|
|
+ 4 1 Level Used: FROM_CPU_INTR0
|
|
|
5 * * Reserved
|
|
|
6 * * Reserved
|
|
|
- 7 2 Level Used: SYSTIMER_TARGET0_EDGE
|
|
|
+ 7 1 Level Used: SYSTIMER_TARGET0_EDGE
|
|
|
8 * * Reserved
|
|
|
- 9 2 Level Used: TG0_WDT_LEVEL
|
|
|
- 10 2 Level Used: UART0
|
|
|
+ 9 1 Level Used: TG0_WDT_LEVEL
|
|
|
+ 10 1 Level Used: UART0
|
|
|
11 * * Free
|
|
|
12 * * Free
|
|
|
13 * * Free
|
|
|
@@ -33,4 +33,4 @@ CPU 0 interrupt status:
|
|
|
30 * * Free
|
|
|
31 * * Free
|
|
|
Interrupts available for general use: 17
|
|
|
-Shared interrupts: 0
|
|
|
+Shared interrupts: 0
|