|
|
@@ -0,0 +1,72 @@
|
|
|
+// Copyright 2021 Espressif Systems (Shanghai) CO LTD
|
|
|
+//
|
|
|
+// Licensed under the Apache License, Version 2.0 (the "License");
|
|
|
+// you may not use this file except in compliance with the License.
|
|
|
+// You may obtain a copy of the License at
|
|
|
+
|
|
|
+// http://www.apache.org/licenses/LICENSE-2.0
|
|
|
+//
|
|
|
+// Unless required by applicable law or agreed to in writing, software
|
|
|
+// distributed under the License is distributed on an "AS IS" BASIS,
|
|
|
+// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
|
+// See the License for the specific language governing permissions and
|
|
|
+// limitations under the License
|
|
|
+
|
|
|
+#pragma once
|
|
|
+
|
|
|
+#include "esp_openthread_types.h"
|
|
|
+
|
|
|
+#if CONFIG_IDF_TARGET_ESP32H2
|
|
|
+#define ESP_OPENTHREAD_DEFAULT_RADIO_CONFIG() \
|
|
|
+ { \
|
|
|
+ .radio_mode = RADIO_MODE_NATIVE, \
|
|
|
+ }
|
|
|
+
|
|
|
+#else
|
|
|
+#define ESP_OPENTHREAD_DEFAULT_RADIO_CONFIG() \
|
|
|
+ { \
|
|
|
+ .radio_mode = RADIO_MODE_UART_RCP, \
|
|
|
+ .radio_uart_config = { \
|
|
|
+ .port = 1, \
|
|
|
+ .uart_config = \
|
|
|
+ { \
|
|
|
+ .baud_rate = 115200, \
|
|
|
+ .data_bits = UART_DATA_8_BITS, \
|
|
|
+ .parity = UART_PARITY_DISABLE, \
|
|
|
+ .stop_bits = UART_STOP_BITS_1, \
|
|
|
+ .flow_ctrl = UART_HW_FLOWCTRL_DISABLE, \
|
|
|
+ .rx_flow_ctrl_thresh = 0, \
|
|
|
+ .source_clk = UART_SCLK_APB, \
|
|
|
+ }, \
|
|
|
+ .rx_pin = 4, \
|
|
|
+ .tx_pin = 5, \
|
|
|
+ }, \
|
|
|
+ }
|
|
|
+#endif
|
|
|
+
|
|
|
+#define ESP_OPENTHREAD_DEFAULT_HOST_CONFIG() \
|
|
|
+ { \
|
|
|
+ .host_connection_mode = HOST_CONNECTION_MODE_UART, \
|
|
|
+ .host_uart_config = { \
|
|
|
+ .port = 0, \
|
|
|
+ .uart_config = \
|
|
|
+ { \
|
|
|
+ .baud_rate = 115200, \
|
|
|
+ .data_bits = UART_DATA_8_BITS, \
|
|
|
+ .parity = UART_PARITY_DISABLE, \
|
|
|
+ .stop_bits = UART_STOP_BITS_1, \
|
|
|
+ .flow_ctrl = UART_HW_FLOWCTRL_DISABLE, \
|
|
|
+ .rx_flow_ctrl_thresh = 0, \
|
|
|
+ .source_clk = UART_SCLK_APB, \
|
|
|
+ }, \
|
|
|
+ .rx_pin = UART_PIN_NO_CHANGE, \
|
|
|
+ .tx_pin = UART_PIN_NO_CHANGE, \
|
|
|
+ }, \
|
|
|
+ }
|
|
|
+
|
|
|
+#define ESP_OPENTHREAD_DEFAULT_PORT_CONFIG() \
|
|
|
+ { \
|
|
|
+ .storage_partition_name = "ot_storage", \
|
|
|
+ .netif_queue_size = 10, \
|
|
|
+ .task_queue_size = 10, \
|
|
|
+ }
|