|
|
@@ -82,17 +82,13 @@ examples/system/himem:
|
|
|
|
|
|
examples/system/ipc/ipc_isr/riscv:
|
|
|
enable:
|
|
|
- - if: IDF_TARGET_ARCH_RISCV == 1 and ESP_IPC_ISR_ENABLE == 1
|
|
|
+ - if: IDF_TARGET in ["esp32p4"]
|
|
|
temporary: true
|
|
|
reason: The test is intended only for multi-core chips
|
|
|
- disable_test:
|
|
|
- - if: IDF_TARGET == "esp32p4"
|
|
|
- temporary: true
|
|
|
- reason: lack of runners
|
|
|
|
|
|
examples/system/ipc/ipc_isr/xtensa:
|
|
|
enable:
|
|
|
- - if: IDF_TARGET_ARCH_XTENSA == 1 and ESP_IPC_ISR_ENABLE == 1
|
|
|
+ - if: IDF_TARGET in ["esp32", "esp32s3"]
|
|
|
temporary: true
|
|
|
reason: The test is intended only for multi-core chips
|
|
|
|