test_spi_slave.c 5.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144
  1. /*
  2. Tests for the spi_slave device driver
  3. */
  4. #include <string.h>
  5. #include "unity.h"
  6. #include "driver/spi_master.h"
  7. #include "driver/spi_slave.h"
  8. #include "driver/gpio.h"
  9. #include "esp_log.h"
  10. #include "sdkconfig.h"
  11. #include "test/test_common_spi.h"
  12. #include "esp_rom_gpio.h"
  13. #ifndef CONFIG_SPIRAM
  14. //This test should be removed once the timing test is merged.
  15. #define MASTER_SEND {0x93, 0x34, 0x56, 0x78, 0x9a, 0xbc, 0xde, 0xf0, 0xaa, 0xcc, 0xff, 0xee, 0x55, 0x77, 0x88, 0x43}
  16. #define SLAVE_SEND { 0xaa, 0xdc, 0xba, 0x98, 0x76, 0x54, 0x32, 0x10, 0x13, 0x57, 0x9b, 0xdf, 0x24, 0x68, 0xac, 0xe0 }
  17. static inline void int_connect( uint32_t gpio, uint32_t sigo, uint32_t sigi )
  18. {
  19. esp_rom_gpio_connect_out_signal( gpio, sigo, false, false );
  20. esp_rom_gpio_connect_in_signal( gpio, sigi, false );
  21. }
  22. static void master_init_nodma( spi_device_handle_t* spi)
  23. {
  24. esp_err_t ret;
  25. spi_bus_config_t buscfg={
  26. .miso_io_num=PIN_NUM_MISO,
  27. .mosi_io_num=PIN_NUM_MOSI,
  28. .sclk_io_num=PIN_NUM_CLK,
  29. .quadwp_io_num=UNCONNECTED_PIN,
  30. .quadhd_io_num=-1
  31. };
  32. spi_device_interface_config_t devcfg={
  33. .clock_speed_hz=4*1000*1000, //currently only up to 4MHz for internel connect
  34. .mode=0, //SPI mode 0
  35. .spics_io_num=PIN_NUM_CS, //CS pin
  36. .queue_size=7, //We want to be able to queue 7 transactions at a time
  37. .pre_cb=NULL,
  38. .cs_ena_posttrans=5,
  39. .cs_ena_pretrans=1,
  40. };
  41. //Initialize the SPI bus
  42. ret=spi_bus_initialize(TEST_SPI_HOST, &buscfg, 0);
  43. TEST_ASSERT(ret==ESP_OK);
  44. //Attach the LCD to the SPI bus
  45. ret=spi_bus_add_device(TEST_SPI_HOST, &devcfg, spi);
  46. TEST_ASSERT(ret==ESP_OK);
  47. }
  48. static void slave_init(void)
  49. {
  50. //Configuration for the SPI bus
  51. spi_bus_config_t buscfg={
  52. .mosi_io_num=PIN_NUM_MOSI,
  53. .miso_io_num=PIN_NUM_MISO,
  54. .sclk_io_num=PIN_NUM_CLK
  55. };
  56. //Configuration for the SPI slave interface
  57. spi_slave_interface_config_t slvcfg={
  58. .mode=0,
  59. .spics_io_num=PIN_NUM_CS,
  60. .queue_size=3,
  61. .flags=0,
  62. };
  63. //Enable pull-ups on SPI lines so we don't detect rogue pulses when no master is connected.
  64. gpio_set_pull_mode(PIN_NUM_MOSI, GPIO_PULLUP_ONLY);
  65. gpio_set_pull_mode(PIN_NUM_CLK, GPIO_PULLUP_ONLY);
  66. gpio_set_pull_mode(PIN_NUM_CS, GPIO_PULLUP_ONLY);
  67. //Initialize SPI slave interface
  68. TEST_ESP_OK( spi_slave_initialize(TEST_SLAVE_HOST, &buscfg, &slvcfg, 2) );
  69. }
  70. TEST_CASE("test slave send unaligned","[spi]")
  71. {
  72. WORD_ALIGNED_ATTR uint8_t master_txbuf[320]=MASTER_SEND;
  73. WORD_ALIGNED_ATTR uint8_t master_rxbuf[320];
  74. WORD_ALIGNED_ATTR uint8_t slave_txbuf[320]=SLAVE_SEND;
  75. WORD_ALIGNED_ATTR uint8_t slave_rxbuf[320];
  76. spi_device_handle_t spi;
  77. //initial master
  78. master_init_nodma( &spi );
  79. //initial slave
  80. slave_init();
  81. //do internal connection
  82. int_connect( PIN_NUM_MOSI, spi_periph_signal[TEST_SPI_HOST].spid_out, spi_periph_signal[TEST_SLAVE_HOST].spiq_in );
  83. int_connect( PIN_NUM_MISO, spi_periph_signal[TEST_SLAVE_HOST].spiq_out, spi_periph_signal[TEST_SPI_HOST].spid_in );
  84. int_connect( PIN_NUM_CS, spi_periph_signal[TEST_SPI_HOST].spics_out[0], spi_periph_signal[TEST_SLAVE_HOST].spics_in );
  85. int_connect( PIN_NUM_CLK, spi_periph_signal[TEST_SPI_HOST].spiclk_out, spi_periph_signal[TEST_SLAVE_HOST].spiclk_in );
  86. for ( int i = 0; i < 4; i ++ ) {
  87. //slave send
  88. spi_slave_transaction_t slave_t;
  89. spi_slave_transaction_t* out;
  90. memset(&slave_t, 0, sizeof(spi_slave_transaction_t));
  91. slave_t.length=8*32;
  92. slave_t.tx_buffer=slave_txbuf+i;
  93. slave_t.rx_buffer=slave_rxbuf;
  94. TEST_ESP_OK(spi_slave_queue_trans(TEST_SLAVE_HOST, &slave_t, portMAX_DELAY));
  95. //send
  96. spi_transaction_t t = {};
  97. t.length = 32*(i+1);
  98. if ( t.length != 0 ) {
  99. t.tx_buffer = master_txbuf+i;
  100. t.rx_buffer = master_rxbuf+i;
  101. }
  102. spi_device_transmit( spi, (spi_transaction_t*)&t );
  103. //wait for end
  104. TEST_ESP_OK(spi_slave_get_trans_result(TEST_SLAVE_HOST, &out, portMAX_DELAY));
  105. //show result
  106. ESP_LOGI(SLAVE_TAG, "trans_len: %d", slave_t.trans_len);
  107. ESP_LOG_BUFFER_HEX( "master tx", t.tx_buffer, t.length/8 );
  108. ESP_LOG_BUFFER_HEX( "master rx", t.rx_buffer, t.length/8 );
  109. ESP_LOG_BUFFER_HEX( "slave tx", slave_t.tx_buffer, (slave_t.trans_len+7)/8);
  110. ESP_LOG_BUFFER_HEX( "slave rx", slave_t.rx_buffer, (slave_t.trans_len+7)/8);
  111. TEST_ASSERT_EQUAL_HEX8_ARRAY( t.tx_buffer, slave_t.rx_buffer, t.length/8 );
  112. TEST_ASSERT_EQUAL_HEX8_ARRAY( slave_t.tx_buffer, t.rx_buffer, t.length/8 );
  113. TEST_ASSERT_EQUAL( t.length, slave_t.trans_len );
  114. //clean
  115. memset( master_rxbuf, 0x66, sizeof(master_rxbuf));
  116. memset( slave_rxbuf, 0x66, sizeof(slave_rxbuf));
  117. }
  118. TEST_ASSERT(spi_slave_free(TEST_SLAVE_HOST) == ESP_OK);
  119. TEST_ASSERT(spi_bus_remove_device(spi) == ESP_OK);
  120. TEST_ASSERT(spi_bus_free(TEST_SPI_HOST) == ESP_OK);
  121. ESP_LOGI(MASTER_TAG, "test passed.");
  122. }
  123. #endif // !CONFIG_SPIRAM