rtc_tempsensor.c 5.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154
  1. // Copyright 2016-2018 Espressif Systems (Shanghai) PTE LTD
  2. //
  3. // Licensed under the Apache License, Version 2.0 (the "License");
  4. // you may not use this file except in compliance with the License.
  5. // You may obtain a copy of the License at
  6. //
  7. // http://www.apache.org/licenses/LICENSE-2.0
  8. //
  9. // Unless required by applicable law or agreed to in writing, software
  10. // distributed under the License is distributed on an "AS IS" BASIS,
  11. // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  12. // See the License for the specific language governing permissions and
  13. // limitations under the License.
  14. #include <esp_types.h>
  15. #include <stdlib.h>
  16. #include <ctype.h>
  17. #include "freertos/FreeRTOS.h"
  18. #include "freertos/semphr.h"
  19. #include "esp_log.h"
  20. #include "soc/rtc_cntl_reg.h"
  21. #include "soc/rtc_io_reg.h"
  22. #include "soc/rtc_io_struct.h"
  23. #include "soc/sens_reg.h"
  24. #include "soc/sens_struct.h"
  25. #include "driver/temp_sensor.h"
  26. #include "esp32s2/rom/ets_sys.h"
  27. #include "regi2c_ctrl.h"
  28. static const char *TAG = "tsens";
  29. #define TSENS_CHECK(res, ret_val) ({ \
  30. if (!(res)) { \
  31. ESP_LOGE(TAG, "%s:%d (%s)", __FILE__, __LINE__, __FUNCTION__); \
  32. return (ret_val); \
  33. } \
  34. })
  35. #define TSENS_XPD_WAIT_DEFAULT 0xFF /* Set wait cycle time(8MHz) from power up to reset enable. */
  36. #define TSENS_ADC_FACTOR (0.4386)
  37. #define TSENS_DAC_FACTOR (27.88)
  38. #define TSENS_SYS_OFFSET (20.52)
  39. typedef struct {
  40. int index;
  41. int offset;
  42. int set_val;
  43. int range_min;
  44. int range_max;
  45. int error_max;
  46. } tsens_dac_offset_t;
  47. static const tsens_dac_offset_t dac_offset[TSENS_DAC_MAX] = {
  48. /* DAC Offset reg_val min max error */
  49. {TSENS_DAC_L0, -2, 5, 50, 125, 3},
  50. {TSENS_DAC_L1, -1, 7, 20, 100, 2},
  51. {TSENS_DAC_L2, 0, 15, -10, 80, 1},
  52. {TSENS_DAC_L3, 1, 11, -30, 50, 2},
  53. {TSENS_DAC_L4, 2, 10, -40, 20, 3},
  54. };
  55. static SemaphoreHandle_t rtc_tsens_mux = NULL;
  56. esp_err_t temp_sensor_set_config(temp_sensor_config_t tsens)
  57. {
  58. CLEAR_PERI_REG_MASK(RTC_CNTL_ANA_CONF_REG, RTC_CNTL_SAR_I2C_FORCE_PD_M);
  59. SET_PERI_REG_MASK(RTC_CNTL_ANA_CONF_REG, RTC_CNTL_SAR_I2C_FORCE_PU_M);
  60. CLEAR_PERI_REG_MASK(ANA_CONFIG_REG, I2C_SAR_M);
  61. SET_PERI_REG_MASK(ANA_CONFIG2_REG, ANA_SAR_CFG2_M);
  62. REGI2C_WRITE_MASK(I2C_SAR_ADC, I2C_SARADC_TSENS_DAC, dac_offset[tsens.dac_offset].set_val);
  63. SENS.sar_tctrl.tsens_clk_div = tsens.clk_div;
  64. SENS.sar_tctrl.tsens_power_up_force = 1;
  65. SENS.sar_tctrl2.tsens_xpd_wait = TSENS_XPD_WAIT_DEFAULT;
  66. SENS.sar_tctrl2.tsens_xpd_force = 1;
  67. SENS.sar_tctrl2.tsens_reset = 1;// Reset the temp sensor.
  68. SENS.sar_tctrl2.tsens_reset = 0;// Clear the reset status.
  69. ESP_LOGI(TAG, "Config temperature range [%d°C ~ %d°C], error < %d°C",
  70. dac_offset[tsens.dac_offset].range_min,
  71. dac_offset[tsens.dac_offset].range_max,
  72. dac_offset[tsens.dac_offset].error_max);
  73. return ESP_OK;
  74. }
  75. esp_err_t temp_sensor_get_config(temp_sensor_config_t *tsens)
  76. {
  77. TSENS_CHECK(tsens != NULL, ESP_ERR_INVALID_ARG);
  78. CLEAR_PERI_REG_MASK(RTC_CNTL_ANA_CONF_REG, RTC_CNTL_SAR_I2C_FORCE_PD_M);
  79. SET_PERI_REG_MASK(RTC_CNTL_ANA_CONF_REG, RTC_CNTL_SAR_I2C_FORCE_PU_M);
  80. CLEAR_PERI_REG_MASK(ANA_CONFIG_REG, I2C_SAR_M);
  81. SET_PERI_REG_MASK(ANA_CONFIG2_REG, ANA_SAR_CFG2_M);
  82. tsens->dac_offset = REGI2C_READ_MASK(I2C_SAR_ADC, I2C_SARADC_TSENS_DAC);
  83. for (int i = TSENS_DAC_L0; i < TSENS_DAC_MAX; i++) {
  84. if (tsens->dac_offset == dac_offset[i].set_val) {
  85. tsens->dac_offset = dac_offset[i].index;
  86. break;
  87. }
  88. }
  89. tsens->clk_div = SENS.sar_tctrl.tsens_clk_div;
  90. return ESP_OK;
  91. }
  92. esp_err_t temp_sensor_start(void)
  93. {
  94. if (rtc_tsens_mux == NULL) {
  95. rtc_tsens_mux = xSemaphoreCreateMutex();
  96. }
  97. TSENS_CHECK(rtc_tsens_mux != NULL, ESP_ERR_NO_MEM);
  98. SENS.sar_tctrl.tsens_dump_out = 0;
  99. SENS.sar_tctrl2.tsens_clkgate_en = 1;
  100. SENS.sar_tctrl.tsens_power_up = 1;
  101. return ESP_OK;
  102. }
  103. esp_err_t temp_sensor_stop(void)
  104. {
  105. SENS.sar_tctrl.tsens_power_up = 0;
  106. SENS.sar_tctrl2.tsens_clkgate_en = 0;
  107. if (rtc_tsens_mux != NULL) {
  108. vSemaphoreDelete(rtc_tsens_mux);
  109. rtc_tsens_mux = NULL;
  110. }
  111. return ESP_OK;
  112. }
  113. esp_err_t temp_sensor_read_raw(uint32_t *tsens_out)
  114. {
  115. TSENS_CHECK(tsens_out != NULL, ESP_ERR_INVALID_ARG);
  116. TSENS_CHECK(rtc_tsens_mux != NULL, ESP_ERR_INVALID_STATE);
  117. xSemaphoreTake(rtc_tsens_mux, portMAX_DELAY);
  118. SENS.sar_tctrl.tsens_dump_out = 1;
  119. while (!SENS.sar_tctrl.tsens_ready);
  120. *tsens_out = SENS.sar_tctrl.tsens_out;
  121. SENS.sar_tctrl.tsens_dump_out = 0;
  122. xSemaphoreGive(rtc_tsens_mux);
  123. return ESP_OK;
  124. }
  125. esp_err_t temp_sensor_read_celsius(float *celsius)
  126. {
  127. TSENS_CHECK(celsius != NULL, ESP_ERR_INVALID_ARG);
  128. temp_sensor_config_t tsens;
  129. uint32_t tsens_out = 0;
  130. esp_err_t ret = temp_sensor_get_config(&tsens);
  131. if (ret == ESP_OK) {
  132. ret = temp_sensor_read_raw(&tsens_out);
  133. TSENS_CHECK(ret == ESP_OK, ret);
  134. const tsens_dac_offset_t *dac = &dac_offset[tsens.dac_offset];
  135. *celsius = (TSENS_ADC_FACTOR * (float)tsens_out - TSENS_DAC_FACTOR * dac->offset - TSENS_SYS_OFFSET);
  136. if (*celsius < dac->range_min || *celsius > dac->range_max) {
  137. ESP_LOGW(TAG, "Exceeding the temperature range!");
  138. ret = ESP_ERR_INVALID_STATE;
  139. }
  140. }
  141. return ret;
  142. }