test_reset_reason.c 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332
  1. #include "unity.h"
  2. #include "esp_system.h"
  3. #include "esp_task_wdt.h"
  4. #include "esp_attr.h"
  5. #include "soc/rtc_periph.h"
  6. #include "driver/timer.h"
  7. #include "esp32/rom/rtc.h"
  8. #include "esp_sleep.h"
  9. #define RTC_BSS_ATTR __attribute__((section(".rtc.bss")))
  10. #define CHECK_VALUE 0x89abcdef
  11. static __NOINIT_ATTR uint32_t s_noinit_val;
  12. static RTC_NOINIT_ATTR uint32_t s_rtc_noinit_val;
  13. static RTC_DATA_ATTR uint32_t s_rtc_data_val;
  14. static RTC_BSS_ATTR uint32_t s_rtc_bss_val;
  15. /* There is no practical difference between placing something into RTC_DATA and
  16. * RTC_RODATA. This only checks a usage pattern where the variable has a non-zero
  17. * initializer (should be initialized by the bootloader).
  18. */
  19. static RTC_RODATA_ATTR uint32_t s_rtc_rodata_val = CHECK_VALUE;
  20. static RTC_FAST_ATTR uint32_t s_rtc_force_fast_val;
  21. static RTC_SLOW_ATTR uint32_t s_rtc_force_slow_val;
  22. static void setup_values(void)
  23. {
  24. s_noinit_val = CHECK_VALUE;
  25. s_rtc_noinit_val = CHECK_VALUE;
  26. s_rtc_data_val = CHECK_VALUE;
  27. s_rtc_bss_val = CHECK_VALUE;
  28. TEST_ASSERT_EQUAL_HEX32_MESSAGE(CHECK_VALUE, s_rtc_rodata_val,
  29. "s_rtc_rodata_val should already be set up");
  30. s_rtc_force_fast_val = CHECK_VALUE;
  31. s_rtc_force_slow_val = CHECK_VALUE;
  32. }
  33. /* This test needs special test runners: rev1 silicon, and SPI flash with
  34. * fast start-up time. Otherwise reset reason will be RTCWDT_RESET.
  35. */
  36. TEST_CASE("reset reason ESP_RST_POWERON", "[reset][ignore]")
  37. {
  38. TEST_ASSERT_EQUAL(ESP_RST_POWERON, esp_reset_reason());
  39. }
  40. static void do_deep_sleep(void)
  41. {
  42. setup_values();
  43. esp_sleep_enable_timer_wakeup(10000);
  44. esp_deep_sleep_start();
  45. }
  46. static void check_reset_reason_deep_sleep(void)
  47. {
  48. TEST_ASSERT_EQUAL(ESP_RST_DEEPSLEEP, esp_reset_reason());
  49. TEST_ASSERT_EQUAL_HEX32(CHECK_VALUE, s_rtc_noinit_val);
  50. TEST_ASSERT_EQUAL_HEX32(CHECK_VALUE, s_rtc_data_val);
  51. TEST_ASSERT_EQUAL_HEX32(CHECK_VALUE, s_rtc_bss_val);
  52. TEST_ASSERT_EQUAL_HEX32(CHECK_VALUE, s_rtc_rodata_val);
  53. TEST_ASSERT_EQUAL_HEX32(CHECK_VALUE, s_rtc_force_fast_val);
  54. TEST_ASSERT_EQUAL_HEX32(CHECK_VALUE, s_rtc_force_slow_val);
  55. }
  56. TEST_CASE_MULTIPLE_STAGES("reset reason ESP_RST_DEEPSLEEP", "[reset_reason][reset=DEEPSLEEP_RESET]",
  57. do_deep_sleep,
  58. check_reset_reason_deep_sleep);
  59. static void do_exception(void)
  60. {
  61. setup_values();
  62. *(int*) (0x40000001) = 0;
  63. }
  64. static void do_abort(void)
  65. {
  66. setup_values();
  67. abort();
  68. }
  69. static void check_reset_reason_panic(void)
  70. {
  71. TEST_ASSERT_EQUAL(ESP_RST_PANIC, esp_reset_reason());
  72. TEST_ASSERT_EQUAL_HEX32(CHECK_VALUE, s_noinit_val);
  73. TEST_ASSERT_EQUAL_HEX32(CHECK_VALUE, s_rtc_noinit_val);
  74. TEST_ASSERT_EQUAL_HEX32(0, s_rtc_data_val);
  75. TEST_ASSERT_EQUAL_HEX32(0, s_rtc_bss_val);
  76. TEST_ASSERT_EQUAL_HEX32(CHECK_VALUE, s_rtc_rodata_val);
  77. TEST_ASSERT_EQUAL_HEX32(0, s_rtc_force_fast_val);
  78. TEST_ASSERT_EQUAL_HEX32(0, s_rtc_force_slow_val);
  79. }
  80. TEST_CASE_MULTIPLE_STAGES("reset reason ESP_RST_PANIC after exception", "[reset_reason][reset=LoadStoreError,SW_CPU_RESET]",
  81. do_exception,
  82. check_reset_reason_panic);
  83. TEST_CASE_MULTIPLE_STAGES("reset reason ESP_RST_PANIC after abort", "[reset_reason][reset=abort,SW_CPU_RESET]",
  84. do_abort,
  85. check_reset_reason_panic);
  86. static void do_restart(void)
  87. {
  88. setup_values();
  89. esp_restart();
  90. }
  91. #if portNUM_PROCESSORS > 1
  92. static void do_restart_from_app_cpu(void)
  93. {
  94. setup_values();
  95. xTaskCreatePinnedToCore((TaskFunction_t) &do_restart, "restart", 2048, NULL, 5, NULL, 1);
  96. vTaskDelay(2);
  97. }
  98. #endif
  99. static void check_reset_reason_sw(void)
  100. {
  101. TEST_ASSERT_EQUAL(ESP_RST_SW, esp_reset_reason());
  102. TEST_ASSERT_EQUAL_HEX32(CHECK_VALUE, s_noinit_val);
  103. TEST_ASSERT_EQUAL_HEX32(CHECK_VALUE, s_rtc_noinit_val);
  104. TEST_ASSERT_EQUAL_HEX32(0, s_rtc_data_val);
  105. TEST_ASSERT_EQUAL_HEX32(0, s_rtc_bss_val);
  106. TEST_ASSERT_EQUAL_HEX32(CHECK_VALUE, s_rtc_rodata_val);
  107. TEST_ASSERT_EQUAL_HEX32(0, s_rtc_force_fast_val);
  108. TEST_ASSERT_EQUAL_HEX32(0, s_rtc_force_slow_val);
  109. }
  110. TEST_CASE_MULTIPLE_STAGES("reset reason ESP_RST_SW after restart", "[reset_reason][reset=SW_CPU_RESET]",
  111. do_restart,
  112. check_reset_reason_sw);
  113. #if portNUM_PROCESSORS > 1
  114. TEST_CASE_MULTIPLE_STAGES("reset reason ESP_RST_SW after restart from APP CPU", "[reset_reason][reset=SW_CPU_RESET]",
  115. do_restart_from_app_cpu,
  116. check_reset_reason_sw);
  117. #endif
  118. static void do_int_wdt(void)
  119. {
  120. setup_values();
  121. portENTER_CRITICAL_NESTED();
  122. while(1);
  123. }
  124. static void do_int_wdt_hw(void)
  125. {
  126. setup_values();
  127. XTOS_SET_INTLEVEL(XCHAL_NMILEVEL);
  128. while(1);
  129. }
  130. static void check_reset_reason_int_wdt(void)
  131. {
  132. TEST_ASSERT_EQUAL(ESP_RST_INT_WDT, esp_reset_reason());
  133. TEST_ASSERT_EQUAL_HEX32(CHECK_VALUE, s_rtc_noinit_val);
  134. }
  135. TEST_CASE_MULTIPLE_STAGES("reset reason ESP_RST_INT_WDT after interrupt watchdog (panic)",
  136. "[reset_reason][reset=Interrupt wdt timeout on CPU0,SW_CPU_RESET]",
  137. do_int_wdt,
  138. check_reset_reason_int_wdt);
  139. TEST_CASE_MULTIPLE_STAGES("reset reason ESP_RST_INT_WDT after interrupt watchdog (hw)",
  140. "[reset_reason][reset=TG1WDT_SYS_RESET]",
  141. do_int_wdt_hw,
  142. check_reset_reason_int_wdt);
  143. static void do_task_wdt(void)
  144. {
  145. setup_values();
  146. esp_task_wdt_init(1, true);
  147. esp_task_wdt_add(xTaskGetIdleTaskHandleForCPU(0));
  148. while(1);
  149. }
  150. static void check_reset_reason_task_wdt(void)
  151. {
  152. TEST_ASSERT_EQUAL(ESP_RST_TASK_WDT, esp_reset_reason());
  153. TEST_ASSERT_EQUAL_HEX32(CHECK_VALUE, s_noinit_val);
  154. TEST_ASSERT_EQUAL_HEX32(CHECK_VALUE, s_rtc_noinit_val);
  155. TEST_ASSERT_EQUAL_HEX32(0, s_rtc_data_val);
  156. TEST_ASSERT_EQUAL_HEX32(0, s_rtc_bss_val);
  157. TEST_ASSERT_EQUAL_HEX32(CHECK_VALUE, s_rtc_rodata_val);
  158. TEST_ASSERT_EQUAL_HEX32(0, s_rtc_force_fast_val);
  159. TEST_ASSERT_EQUAL_HEX32(0, s_rtc_force_slow_val);
  160. }
  161. TEST_CASE_MULTIPLE_STAGES("reset reason ESP_RST_TASK_WDT after task watchdog",
  162. "[reset_reason][reset=abort,SW_CPU_RESET]",
  163. do_task_wdt,
  164. check_reset_reason_task_wdt);
  165. static void do_rtc_wdt(void)
  166. {
  167. setup_values();
  168. WRITE_PERI_REG(RTC_CNTL_WDTWPROTECT_REG, RTC_CNTL_WDT_WKEY_VALUE);
  169. REG_SET_FIELD(RTC_CNTL_WDTCONFIG0_REG, RTC_CNTL_WDT_SYS_RESET_LENGTH, 7);
  170. REG_SET_FIELD(RTC_CNTL_WDTCONFIG0_REG, RTC_CNTL_WDT_STG0, RTC_WDT_STG_SEL_RESET_SYSTEM);
  171. WRITE_PERI_REG(RTC_CNTL_WDTCONFIG1_REG, 10000);
  172. REG_SET_BIT(RTC_CNTL_WDTCONFIG0_REG, RTC_CNTL_WDT_FLASHBOOT_MOD_EN);
  173. while(1);
  174. }
  175. static void check_reset_reason_any_wdt(void)
  176. {
  177. TEST_ASSERT_EQUAL(ESP_RST_WDT, esp_reset_reason());
  178. TEST_ASSERT_EQUAL_HEX32(CHECK_VALUE, s_rtc_noinit_val);
  179. }
  180. TEST_CASE_MULTIPLE_STAGES("reset reason ESP_RST_WDT after RTC watchdog",
  181. "[reset_reason][reset=RTCWDT_RTC_RESET]",
  182. do_rtc_wdt,
  183. check_reset_reason_any_wdt);
  184. static void do_brownout(void)
  185. {
  186. setup_values();
  187. printf("Manual test: lower the supply voltage to cause brownout\n");
  188. vTaskSuspend(NULL);
  189. }
  190. static void check_reset_reason_brownout(void)
  191. {
  192. TEST_ASSERT_EQUAL(ESP_RST_BROWNOUT, esp_reset_reason());
  193. TEST_ASSERT_EQUAL_HEX32(CHECK_VALUE, s_noinit_val);
  194. TEST_ASSERT_EQUAL_HEX32(CHECK_VALUE, s_rtc_noinit_val);
  195. TEST_ASSERT_EQUAL_HEX32(0, s_rtc_data_val);
  196. TEST_ASSERT_EQUAL_HEX32(0, s_rtc_bss_val);
  197. TEST_ASSERT_EQUAL_HEX32(CHECK_VALUE, s_rtc_rodata_val);
  198. TEST_ASSERT_EQUAL_HEX32(0, s_rtc_force_fast_val);
  199. TEST_ASSERT_EQUAL_HEX32(0, s_rtc_force_slow_val);
  200. }
  201. TEST_CASE_MULTIPLE_STAGES("reset reason ESP_RST_BROWNOUT after brownout event",
  202. "[reset_reason][ignore][reset=SW_CPU_RESET]",
  203. do_brownout,
  204. check_reset_reason_brownout);
  205. #ifdef CONFIG_SPIRAM_ALLOW_STACK_EXTERNAL_MEMORY
  206. #ifndef CONFIG_FREERTOS_UNICORE
  207. #include "xt_instr_macros.h"
  208. #include "xtensa/config/specreg.h"
  209. static int size_stack = 1024 * 3;
  210. static StackType_t *start_addr_stack;
  211. static int fibonacci(int n, void* func(void))
  212. {
  213. int tmp1 = n, tmp2 = n;
  214. uint32_t base, start;
  215. RSR(WINDOWBASE, base);
  216. RSR(WINDOWSTART, start);
  217. printf("WINDOWBASE = %-2d WINDOWSTART = 0x%x\n", base, start);
  218. if (n <= 1) {
  219. StackType_t *last_addr_stack = get_sp();
  220. StackType_t *used_stack = (StackType_t *) (start_addr_stack - last_addr_stack);
  221. printf("addr_stack = %p, used[%p]/all[0x%x] space in stack\n", last_addr_stack, used_stack, size_stack);
  222. func();
  223. return n;
  224. }
  225. int fib = fibonacci(n - 1, func) + fibonacci(n - 2, func);
  226. printf("fib = %d\n", (tmp1 - tmp2) + fib);
  227. return fib;
  228. }
  229. static void test_task(void *func)
  230. {
  231. start_addr_stack = get_sp();
  232. if (esp_ptr_external_ram(start_addr_stack)) {
  233. printf("restart_task: uses external stack, addr_stack = %p\n", start_addr_stack);
  234. } else {
  235. printf("restart_task: uses internal stack, addr_stack = %p\n", start_addr_stack);
  236. }
  237. fibonacci(35, func);
  238. }
  239. static void func_do_exception(void)
  240. {
  241. *((int *) 0) = 0;
  242. }
  243. static void init_restart_task(void)
  244. {
  245. StackType_t *stack_for_task = (StackType_t *) heap_caps_calloc(1, size_stack, MALLOC_CAP_SPIRAM | MALLOC_CAP_8BIT);
  246. printf("init_task: current addr_stack = %p, stack_for_task = %p\n", get_sp(), stack_for_task);
  247. static StaticTask_t task_buf;
  248. xTaskCreateStaticPinnedToCore(test_task, "test_task", size_stack, esp_restart, 5, stack_for_task, &task_buf, 1);
  249. while (1) { };
  250. }
  251. static void init_task_do_exception(void)
  252. {
  253. StackType_t *stack_for_task = (StackType_t *) heap_caps_calloc(1, size_stack, MALLOC_CAP_SPIRAM | MALLOC_CAP_8BIT);
  254. printf("init_task: current addr_stack = %p, stack_for_task = %p\n", get_sp(), stack_for_task);
  255. static StaticTask_t task_buf;
  256. xTaskCreateStaticPinnedToCore(test_task, "test_task", size_stack, func_do_exception, 5, stack_for_task, &task_buf, 1);
  257. while (1) { };
  258. }
  259. static void test1_finish(void)
  260. {
  261. TEST_ASSERT_EQUAL(ESP_RST_SW, esp_reset_reason());
  262. printf("test - OK\n");
  263. }
  264. static void test2_finish(void)
  265. {
  266. TEST_ASSERT_EQUAL(ESP_RST_PANIC, esp_reset_reason());
  267. printf("test - OK\n");
  268. }
  269. TEST_CASE_MULTIPLE_STAGES("reset reason ESP_RST_SW after restart in a task with spiram stack", "[spiram_stack][reset=SW_CPU_RESET]",
  270. init_restart_task,
  271. test1_finish);
  272. TEST_CASE_MULTIPLE_STAGES("reset reason ESP_RST_PANIC after an exception in a task with spiram stack", "[spiram_stack][reset=StoreProhibited,SW_CPU_RESET]",
  273. init_task_do_exception,
  274. test2_finish);
  275. #endif // CONFIG_FREERTOS_UNICORE
  276. #endif // CONFIG_SPIRAM_ALLOW_STACK_EXTERNAL_MEMORY
  277. /* Not tested here: ESP_RST_SDIO */