Kconfig 8.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234
  1. menu "Common ESP-related"
  2. config ESP_ERR_TO_NAME_LOOKUP
  3. bool "Enable lookup of error code strings"
  4. default "y"
  5. help
  6. Functions esp_err_to_name() and esp_err_to_name_r() return string representations of error codes from a
  7. pre-generated lookup table. This option can be used to turn off the use of the look-up table in order to
  8. save memory but this comes at the price of sacrificing distinguishable (meaningful) output string
  9. representations.
  10. config ESP_SYSTEM_EVENT_QUEUE_SIZE
  11. int "System event queue size"
  12. default 32
  13. help
  14. Config system event queue size in different application.
  15. config ESP_SYSTEM_EVENT_TASK_STACK_SIZE
  16. int "Event loop task stack size"
  17. default 2304
  18. help
  19. Config system event task stack size in different application.
  20. config ESP_MAIN_TASK_STACK_SIZE
  21. int "Main task stack size"
  22. default 3584
  23. help
  24. Configure the "main task" stack size. This is the stack of the task
  25. which calls app_main(). If app_main() returns then this task is deleted
  26. and its stack memory is freed.
  27. config ESP_IPC_TASK_STACK_SIZE
  28. int "Inter-Processor Call (IPC) task stack size"
  29. range 512 65536 if !APPTRACE_ENABLE
  30. range 2048 65536 if APPTRACE_ENABLE
  31. default 2048 if APPTRACE_ENABLE
  32. default 1024
  33. help
  34. Configure the IPC tasks stack size. One IPC task runs on each core
  35. (in dual core mode), and allows for cross-core function calls.
  36. See IPC documentation for more details.
  37. The default stack size should be enough for most common use cases.
  38. It can be shrunk if you are sure that you do not use any custom
  39. IPC functionality.
  40. config ESP_IPC_USES_CALLERS_PRIORITY
  41. bool "IPC runs at caller's priority"
  42. default y
  43. depends on !FREERTOS_UNICORE
  44. help
  45. If this option is not enabled then the IPC task will keep behavior
  46. same as prior to that of ESP-IDF v4.0, and hence IPC task will run
  47. at (configMAX_PRIORITIES - 1) priority.
  48. config ESP_MINIMAL_SHARED_STACK_SIZE
  49. int "Minimal allowed size for shared stack"
  50. default 2048
  51. help
  52. Minimal value of size, in bytes, accepted to execute a expression
  53. with shared stack.
  54. choice ESP_CONSOLE_UART
  55. prompt "UART for console output"
  56. default ESP_CONSOLE_UART_DEFAULT
  57. help
  58. Select whether to use UART for console output (through stdout and stderr).
  59. - Default is to use UART0 on pre-defined GPIOs.
  60. - If "Custom" is selected, UART0 or UART1 can be chosen,
  61. and any pins can be selected.
  62. - If "None" is selected, there will be no console output on any UART, except
  63. for initial output from ROM bootloader. This output can be further suppressed by
  64. bootstrapping GPIO13 pin to low logic level.
  65. config ESP_CONSOLE_UART_DEFAULT
  66. bool "Default: UART0"
  67. config ESP_CONSOLE_UART_CUSTOM
  68. bool "Custom"
  69. config ESP_CONSOLE_UART_NONE
  70. bool "None"
  71. endchoice
  72. choice ESP_CONSOLE_UART_NUM
  73. prompt "UART peripheral to use for console output (0-1)"
  74. depends on ESP_CONSOLE_UART_CUSTOM
  75. default ESP_CONSOLE_UART_CUSTOM_NUM_0
  76. help
  77. Due of a ROM bug, UART2 is not supported for console output
  78. via ets_printf.
  79. config ESP_CONSOLE_UART_CUSTOM_NUM_0
  80. bool "UART0"
  81. config ESP_CONSOLE_UART_CUSTOM_NUM_1
  82. bool "UART1"
  83. endchoice
  84. config ESP_CONSOLE_UART_NUM
  85. int
  86. default 0 if ESP_CONSOLE_UART_DEFAULT || ESP_CONSOLE_UART_NONE
  87. default 0 if ESP_CONSOLE_UART_CUSTOM_NUM_0
  88. default 1 if ESP_CONSOLE_UART_CUSTOM_NUM_1
  89. config ESP_CONSOLE_UART_TX_GPIO
  90. int "UART TX on GPIO#"
  91. range 0 46
  92. default 1 if IDF_TARGET_ESP32
  93. default 43 if IDF_TARGET_ESP32S2
  94. config ESP_CONSOLE_UART_RX_GPIO
  95. int "UART RX on GPIO#"
  96. range 0 46
  97. default 3 if IDF_TARGET_ESP32
  98. default 44 if IDF_TARGET_ESP32S2
  99. config ESP_CONSOLE_UART_BAUDRATE
  100. int "UART console baud rate"
  101. depends on !ESP_CONSOLE_UART_NONE
  102. default 115200
  103. range 1200 4000000
  104. config ESP_INT_WDT
  105. bool "Interrupt watchdog"
  106. default y
  107. help
  108. This watchdog timer can detect if the FreeRTOS tick interrupt has not been called for a certain time,
  109. either because a task turned off interrupts and did not turn them on for a long time, or because an
  110. interrupt handler did not return. It will try to invoke the panic handler first and failing that
  111. reset the SoC.
  112. config ESP_INT_WDT_TIMEOUT_MS
  113. int "Interrupt watchdog timeout (ms)"
  114. depends on ESP_INT_WDT
  115. default 300 if !ESP32_SPIRAM_SUPPORT
  116. default 800 if ESP32_SPIRAM_SUPPORT
  117. range 10 10000
  118. help
  119. The timeout of the watchdog, in miliseconds. Make this higher than the FreeRTOS tick rate.
  120. config ESP_INT_WDT_CHECK_CPU1
  121. bool "Also watch CPU1 tick interrupt"
  122. depends on ESP_INT_WDT && !FREERTOS_UNICORE
  123. default y
  124. help
  125. Also detect if interrupts on CPU 1 are disabled for too long.
  126. config ESP_TASK_WDT
  127. bool "Initialize Task Watchdog Timer on startup"
  128. default y
  129. help
  130. The Task Watchdog Timer can be used to make sure individual tasks are still
  131. running. Enabling this option will cause the Task Watchdog Timer to be
  132. initialized automatically at startup. The Task Watchdog timer can be
  133. initialized after startup as well (see Task Watchdog Timer API Reference)
  134. config ESP_TASK_WDT_PANIC
  135. bool "Invoke panic handler on Task Watchdog timeout"
  136. depends on ESP_TASK_WDT
  137. default n
  138. help
  139. If this option is enabled, the Task Watchdog Timer will be configured to
  140. trigger the panic handler when it times out. This can also be configured
  141. at run time (see Task Watchdog Timer API Reference)
  142. config ESP_TASK_WDT_TIMEOUT_S
  143. int "Task Watchdog timeout period (seconds)"
  144. depends on ESP_TASK_WDT
  145. range 1 60
  146. default 5
  147. help
  148. Timeout period configuration for the Task Watchdog Timer in seconds.
  149. This is also configurable at run time (see Task Watchdog Timer API Reference)
  150. config ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0
  151. bool "Watch CPU0 Idle Task"
  152. depends on ESP_TASK_WDT
  153. default y
  154. help
  155. If this option is enabled, the Task Watchdog Timer will watch the CPU0
  156. Idle Task. Having the Task Watchdog watch the Idle Task allows for detection
  157. of CPU starvation as the Idle Task not being called is usually a symptom of
  158. CPU starvation. Starvation of the Idle Task is detrimental as FreeRTOS household
  159. tasks depend on the Idle Task getting some runtime every now and then.
  160. config ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1
  161. bool "Watch CPU1 Idle Task"
  162. depends on ESP_TASK_WDT && !FREERTOS_UNICORE
  163. default y
  164. help
  165. If this option is enabled, the Task Wtachdog Timer will wach the CPU1
  166. Idle Task.
  167. config ESP_PANIC_HANDLER_IRAM
  168. bool "Place panic handler code in IRAM"
  169. default n
  170. help
  171. If this option is disabled (default), the panic handler code is placed in flash not IRAM.
  172. This means that if ESP-IDF crashes while flash cache is disabled, the panic handler will
  173. automatically re-enable flash cache before running GDB Stub or Core Dump. This adds some minor
  174. risk, if the flash cache status is also corrupted during the crash.
  175. If this option is enabled, the panic handler code is placed in IRAM. This allows the panic
  176. handler to run without needing to re-enable cache first. This may be necessary to debug some
  177. complex issues with crashes while flash cache is disabled (for example, when writing to
  178. SPI flash.)
  179. config ESP_DEBUG_STUBS_ENABLE
  180. bool
  181. default COMPILER_OPTIMIZATION_LEVEL_DEBUG
  182. depends on !ESP32_TRAX && !ESP32S2_TRAX
  183. help
  184. Debug stubs are used by OpenOCD to execute pre-compiled onboard code
  185. which does some useful debugging stuff, e.g. GCOV data dump.
  186. config ESP_MAC_ADDR_UNIVERSE_WIFI_STA
  187. bool
  188. config ESP_MAC_ADDR_UNIVERSE_WIFI_AP
  189. bool
  190. config ESP_MAC_ADDR_UNIVERSE_BT
  191. bool
  192. config ESP_MAC_ADDR_UNIVERSE_BT_OFFSET
  193. int
  194. default 2 if ESP32_UNIVERSAL_MAC_ADDRESSES_FOUR
  195. default 1 if ESP32_UNIVERSAL_MAC_ADDRESSES_TWO
  196. config ESP_MAC_ADDR_UNIVERSE_ETH
  197. bool
  198. endmenu # Common ESP-related