spi_flash_chip_issi.c 3.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394
  1. // Copyright 2015-2019 Espressif Systems (Shanghai) PTE LTD
  2. //
  3. // Licensed under the Apache License, Version 2.0 (the "License");
  4. // you may not use this file except in compliance with the License.
  5. // You may obtain a copy of the License at
  6. //
  7. // http://www.apache.org/licenses/LICENSE-2.0
  8. //
  9. // Unless required by applicable law or agreed to in writing, software
  10. // distributed under the License is distributed on an "AS IS" BASIS,
  11. // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  12. // See the License for the specific language governing permissions and
  13. // limitations under the License.
  14. #include <stdlib.h>
  15. #include "spi_flash_chip_generic.h"
  16. #include "spi_flash_defs.h"
  17. /* Driver for ISSI flash chip, as used in ESP32 D2WD */
  18. esp_err_t spi_flash_chip_issi_probe(esp_flash_t *chip, uint32_t flash_id)
  19. {
  20. /* Check manufacturer and product IDs match our desired masks */
  21. const uint8_t MFG_ID = 0x9D;
  22. if (flash_id >> 16 != MFG_ID) {
  23. return ESP_ERR_NOT_FOUND;
  24. }
  25. const uint16_t FLASH_ID_MASK = 0xCF00;
  26. const uint16_t FLASH_ID_VALUE = 0x4000;
  27. if ((flash_id & FLASH_ID_MASK) != FLASH_ID_VALUE) {
  28. return ESP_ERR_NOT_FOUND;
  29. }
  30. return ESP_OK;
  31. }
  32. esp_err_t spi_flash_chip_issi_set_io_mode(esp_flash_t *chip)
  33. {
  34. /* ISSI uses bit 6 of "basic" SR as Quad Enable */
  35. const uint8_t BIT_QE = 1 << 6;
  36. return spi_flash_common_set_io_mode(chip,
  37. spi_flash_common_write_status_8b_wrsr,
  38. spi_flash_common_read_status_8b_rdsr,
  39. BIT_QE);
  40. }
  41. esp_err_t spi_flash_chip_issi_get_io_mode(esp_flash_t *chip, esp_flash_io_mode_t* out_io_mode)
  42. {
  43. /* ISSI uses bit 6 of "basic" SR as Quad Enable */
  44. const uint8_t BIT_QE = 1 << 6;
  45. uint32_t sr;
  46. esp_err_t ret = spi_flash_common_read_status_8b_rdsr(chip, &sr);
  47. if (ret == ESP_OK) {
  48. *out_io_mode = ((sr & BIT_QE)? SPI_FLASH_QOUT: 0);
  49. }
  50. return ret;
  51. }
  52. static const char chip_name[] = "issi";
  53. // The issi chip can use the functions for generic chips except from set read mode and probe,
  54. // So we only replace these two functions.
  55. const spi_flash_chip_t esp_flash_chip_issi = {
  56. .name = chip_name,
  57. .probe = spi_flash_chip_issi_probe,
  58. .reset = spi_flash_chip_generic_reset,
  59. .detect_size = spi_flash_chip_generic_detect_size,
  60. .erase_chip = spi_flash_chip_generic_erase_chip,
  61. .erase_sector = spi_flash_chip_generic_erase_sector,
  62. .erase_block = spi_flash_chip_generic_erase_block,
  63. .sector_size = 4 * 1024,
  64. .block_erase_size = 64 * 1024,
  65. .get_chip_write_protect = spi_flash_chip_generic_get_write_protect,
  66. .set_chip_write_protect = spi_flash_chip_generic_set_write_protect,
  67. // TODO support protected regions on ISSI flash
  68. .num_protectable_regions = 0,
  69. .protectable_regions = NULL,
  70. .get_protected_regions = NULL,
  71. .set_protected_regions = NULL,
  72. .read = spi_flash_chip_generic_read,
  73. .write = spi_flash_chip_generic_write,
  74. .program_page = spi_flash_chip_generic_page_program,
  75. .page_size = 256,
  76. .write_encrypted = spi_flash_chip_generic_write_encrypted,
  77. .wait_idle = spi_flash_chip_generic_wait_idle,
  78. .set_io_mode = spi_flash_chip_issi_set_io_mode,
  79. .get_io_mode = spi_flash_chip_issi_get_io_mode,
  80. };