regi2c_ctrl.c 2.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869
  1. /*
  2. * SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. */
  6. #include "esp_attr.h"
  7. #include <stdint.h>
  8. #include "freertos/FreeRTOS.h"
  9. #include "freertos/semphr.h"
  10. #include "regi2c_ctrl.h"
  11. static portMUX_TYPE mux = portMUX_INITIALIZER_UNLOCKED;
  12. uint8_t IRAM_ATTR regi2c_ctrl_read_reg(uint8_t block, uint8_t host_id, uint8_t reg_add)
  13. {
  14. portENTER_CRITICAL_ISR(&mux);
  15. uint8_t value = regi2c_read_reg_raw(block, host_id, reg_add);
  16. portEXIT_CRITICAL_ISR(&mux);
  17. return value;
  18. }
  19. uint8_t IRAM_ATTR regi2c_ctrl_read_reg_mask(uint8_t block, uint8_t host_id, uint8_t reg_add, uint8_t msb, uint8_t lsb)
  20. {
  21. portENTER_CRITICAL_ISR(&mux);
  22. uint8_t value = regi2c_read_reg_mask_raw(block, host_id, reg_add, msb, lsb);
  23. portEXIT_CRITICAL_ISR(&mux);
  24. return value;
  25. }
  26. void IRAM_ATTR regi2c_ctrl_write_reg(uint8_t block, uint8_t host_id, uint8_t reg_add, uint8_t data)
  27. {
  28. portENTER_CRITICAL_ISR(&mux);
  29. regi2c_write_reg_raw(block, host_id, reg_add, data);
  30. portEXIT_CRITICAL_ISR(&mux);
  31. }
  32. void IRAM_ATTR regi2c_ctrl_write_reg_mask(uint8_t block, uint8_t host_id, uint8_t reg_add, uint8_t msb, uint8_t lsb, uint8_t data)
  33. {
  34. portENTER_CRITICAL_ISR(&mux);
  35. regi2c_write_reg_mask_raw(block, host_id, reg_add, msb, lsb, data);
  36. portEXIT_CRITICAL_ISR(&mux);
  37. }
  38. /**
  39. * Restore regi2c analog calibration related configuration registers.
  40. * This is a workaround, and is fixed on later chips
  41. */
  42. #if REGI2C_ANA_CALI_PD_WORKAROUND
  43. #include "regi2c_saradc.h"
  44. static DRAM_ATTR uint8_t reg_val[REGI2C_ANA_CALI_BYTE_NUM];
  45. void IRAM_ATTR regi2c_analog_cali_reg_read(void)
  46. {
  47. for (int i = 0; i < REGI2C_ANA_CALI_BYTE_NUM; i++) {
  48. reg_val[i] = regi2c_ctrl_read_reg(I2C_SAR_ADC, I2C_SAR_ADC_HOSTID, i);
  49. }
  50. }
  51. void IRAM_ATTR regi2c_analog_cali_reg_write(void)
  52. {
  53. for (int i = 0; i < REGI2C_ANA_CALI_BYTE_NUM; i++) {
  54. regi2c_ctrl_write_reg(I2C_SAR_ADC, I2C_SAR_ADC_HOSTID, i, reg_val[i]);
  55. }
  56. }
  57. #endif //#if ADC_CALI_PD_WORKAROUND