test_pm.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433
  1. #include <stdio.h>
  2. #include <stdlib.h>
  3. #include <time.h>
  4. #include <sys/time.h>
  5. #include <sys/param.h>
  6. #include "unity.h"
  7. #include "esp_pm.h"
  8. #include "esp_sleep.h"
  9. #include "esp_timer.h"
  10. #include "freertos/FreeRTOS.h"
  11. #include "freertos/task.h"
  12. #include "freertos/semphr.h"
  13. #include "esp_log.h"
  14. #include "driver/gptimer.h"
  15. #include "driver/rtc_io.h"
  16. #include "soc/rtc.h"
  17. #include "esp_private/gptimer.h"
  18. #include "soc/rtc_periph.h"
  19. #include "esp_rom_sys.h"
  20. #include "esp_private/esp_clk.h"
  21. #include "test_utils.h"
  22. #include "sdkconfig.h"
  23. #if CONFIG_ULP_COPROC_TYPE_FSM
  24. #if CONFIG_IDF_TARGET_ESP32
  25. #include "esp32/ulp.h"
  26. #elif CONFIG_IDF_TARGET_ESP32S2
  27. #include "esp32s2/ulp.h"
  28. #elif CONFIG_IDF_TARGET_ESP32S3
  29. #include "esp32s3/ulp.h"
  30. #endif
  31. #endif //CONFIG_ULP_COPROC_TYPE_FSM
  32. TEST_CASE("Can dump power management lock stats", "[pm]")
  33. {
  34. esp_pm_dump_locks(stdout);
  35. }
  36. #ifdef CONFIG_PM_ENABLE
  37. static void switch_freq(int mhz)
  38. {
  39. int xtal_freq_mhz = esp_clk_xtal_freq() / MHZ;
  40. #if CONFIG_IDF_TARGET_ESP32
  41. esp_pm_config_esp32_t pm_config = {
  42. #elif CONFIG_IDF_TARGET_ESP32S2
  43. esp_pm_config_esp32s2_t pm_config = {
  44. #elif CONFIG_IDF_TARGET_ESP32S3
  45. esp_pm_config_esp32s3_t pm_config = {
  46. #elif CONFIG_IDF_TARGET_ESP32C2
  47. esp_pm_config_esp32c2_t pm_config = {
  48. #elif CONFIG_IDF_TARGET_ESP32C3
  49. esp_pm_config_esp32c3_t pm_config = {
  50. #elif CONFIG_IDF_TARGET_ESP32H2
  51. esp_pm_config_esp32h2_t pm_config = {
  52. #endif
  53. .max_freq_mhz = mhz,
  54. .min_freq_mhz = MIN(mhz, xtal_freq_mhz),
  55. };
  56. ESP_ERROR_CHECK( esp_pm_configure(&pm_config) );
  57. printf("Waiting for frequency to be set to %d MHz...\n", mhz);
  58. while (esp_clk_cpu_freq() / MHZ != mhz)
  59. {
  60. vTaskDelay(pdMS_TO_TICKS(200));
  61. printf("Frequency is %d MHz\n", esp_clk_cpu_freq() / MHZ);
  62. }
  63. }
  64. #if CONFIG_IDF_TARGET_ESP32C3
  65. static const int test_freqs[] = {40, CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ, 80, 40, 80, 10, 80, 20, 40};
  66. #elif CONFIG_IDF_TARGET_ESP32C2
  67. static const int test_freqs[] = {CONFIG_XTAL_FREQ, CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ, 80, CONFIG_XTAL_FREQ, 80,
  68. CONFIG_XTAL_FREQ / 2, CONFIG_XTAL_FREQ}; // C2 xtal has 40/26MHz option
  69. #elif CONFIG_IDF_TARGET_ESP32H2
  70. static const int test_freqs[] = {32, CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ, 32} // TODO: IDF-3786
  71. #else
  72. static const int test_freqs[] = {240, 40, 160, 240, 80, 40, 240, 40, 80, 10, 80, 20, 40};
  73. #endif
  74. TEST_CASE("Can switch frequency using esp_pm_configure", "[pm]")
  75. {
  76. int orig_freq_mhz = esp_clk_cpu_freq() / MHZ;
  77. for (int i = 0; i < sizeof(test_freqs) / sizeof(int); i++) {
  78. switch_freq(test_freqs[i]);
  79. }
  80. switch_freq(orig_freq_mhz);
  81. }
  82. #if CONFIG_FREERTOS_USE_TICKLESS_IDLE
  83. static void light_sleep_enable(void)
  84. {
  85. int cur_freq_mhz = esp_clk_cpu_freq() / MHZ;
  86. int xtal_freq = esp_clk_xtal_freq() / MHZ;
  87. #if CONFIG_IDF_TARGET_ESP32
  88. esp_pm_config_esp32_t pm_config = {
  89. #elif CONFIG_IDF_TARGET_ESP32S2
  90. esp_pm_config_esp32s2_t pm_config = {
  91. #elif CONFIG_IDF_TARGET_ESP32S3
  92. esp_pm_config_esp32s3_t pm_config = {
  93. #elif CONFIG_IDF_TARGET_ESP32C2
  94. esp_pm_config_esp32c2_t pm_config = {
  95. #elif CONFIG_IDF_TARGET_ESP32C3
  96. esp_pm_config_esp32c3_t pm_config = {
  97. #elif CONFIG_IDF_TARGET_ESP32H2
  98. esp_pm_config_esp32h2_t pm_config = {
  99. #endif
  100. .max_freq_mhz = cur_freq_mhz,
  101. .min_freq_mhz = xtal_freq,
  102. .light_sleep_enable = true
  103. };
  104. ESP_ERROR_CHECK( esp_pm_configure(&pm_config) );
  105. }
  106. static void light_sleep_disable(void)
  107. {
  108. int cur_freq_mhz = esp_clk_cpu_freq() / MHZ;
  109. #if CONFIG_IDF_TARGET_ESP32
  110. esp_pm_config_esp32_t pm_config = {
  111. #elif CONFIG_IDF_TARGET_ESP32S2
  112. esp_pm_config_esp32s2_t pm_config = {
  113. #elif CONFIG_IDF_TARGET_ESP32S3
  114. esp_pm_config_esp32s3_t pm_config = {
  115. #elif CONFIG_IDF_TARGET_ESP32C2
  116. esp_pm_config_esp32c2_t pm_config = {
  117. #elif CONFIG_IDF_TARGET_ESP32C3
  118. esp_pm_config_esp32c3_t pm_config = {
  119. #elif CONFIG_IDF_TARGET_ESP32H2
  120. esp_pm_config_esp32h2_t pm_config = {
  121. #endif
  122. .max_freq_mhz = cur_freq_mhz,
  123. .min_freq_mhz = cur_freq_mhz,
  124. };
  125. ESP_ERROR_CHECK( esp_pm_configure(&pm_config) );
  126. }
  127. TEST_CASE("Automatic light occurs when tasks are suspended", "[pm]")
  128. {
  129. gptimer_handle_t gptimer = NULL;
  130. /* To figure out if light sleep takes place, use GPTimer
  131. * It will stop working while in light sleep.
  132. */
  133. gptimer_config_t config = {
  134. .clk_src = GPTIMER_CLK_SRC_DEFAULT,
  135. .direction = GPTIMER_COUNT_UP,
  136. .resolution_hz = 1000000, /* 1 us per tick */
  137. };
  138. TEST_ESP_OK(gptimer_new_timer(&config, &gptimer));
  139. TEST_ESP_OK(gptimer_enable(gptimer));
  140. TEST_ESP_OK(gptimer_start(gptimer));
  141. // if GPTimer is clocked from APB, when PM is enabled, the driver will acquire the PM lock
  142. // causing the auto light sleep doesn't take effect
  143. // so we manually release the lock here
  144. esp_pm_lock_handle_t gptimer_pm_lock;
  145. TEST_ESP_OK(gptimer_get_pm_lock(gptimer, &gptimer_pm_lock));
  146. if (gptimer_pm_lock) {
  147. TEST_ESP_OK(esp_pm_lock_release(gptimer_pm_lock));
  148. }
  149. light_sleep_enable();
  150. for (int ticks_to_delay = CONFIG_FREERTOS_IDLE_TIME_BEFORE_SLEEP;
  151. ticks_to_delay < CONFIG_FREERTOS_IDLE_TIME_BEFORE_SLEEP * 10;
  152. ++ticks_to_delay) {
  153. /* Wait until next tick */
  154. vTaskDelay(1);
  155. /* The following delay should cause light sleep to start */
  156. uint64_t count_start;
  157. uint64_t count_end;
  158. TEST_ESP_OK(gptimer_get_raw_count(gptimer, &count_start));
  159. vTaskDelay(ticks_to_delay);
  160. TEST_ESP_OK(gptimer_get_raw_count(gptimer, &count_end));
  161. int timer_diff_us = (int) (count_end - count_start);
  162. const int us_per_tick = 1 * portTICK_PERIOD_MS * 1000;
  163. printf("%d %d\n", ticks_to_delay * us_per_tick, timer_diff_us);
  164. TEST_ASSERT(timer_diff_us < ticks_to_delay * us_per_tick);
  165. }
  166. light_sleep_disable();
  167. if (gptimer_pm_lock) {
  168. TEST_ESP_OK(esp_pm_lock_acquire(gptimer_pm_lock));
  169. }
  170. TEST_ESP_OK(gptimer_stop(gptimer));
  171. TEST_ESP_OK(gptimer_disable(gptimer));
  172. TEST_ESP_OK(gptimer_del_timer(gptimer));
  173. }
  174. #if CONFIG_ULP_COPROC_TYPE_FSM
  175. #if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32S2, ESP32S3)
  176. // Fix failure on ESP32 when running alone; passes when the previous test is run before this one
  177. TEST_CASE("Can wake up from automatic light sleep by GPIO", "[pm][ignore]")
  178. {
  179. assert(CONFIG_ULP_COPROC_RESERVE_MEM >= 16 && "this test needs ULP_COPROC_RESERVE_MEM option set in menuconfig");
  180. /* Set up GPIO used to wake up RTC */
  181. const int ext1_wakeup_gpio = 25;
  182. const int ext_rtc_io = RTCIO_GPIO25_CHANNEL;
  183. TEST_ESP_OK(rtc_gpio_init(ext1_wakeup_gpio));
  184. rtc_gpio_set_direction(ext1_wakeup_gpio, RTC_GPIO_MODE_INPUT_OUTPUT);
  185. rtc_gpio_set_level(ext1_wakeup_gpio, 0);
  186. /* Enable wakeup */
  187. TEST_ESP_OK(esp_sleep_enable_ext1_wakeup(1ULL << ext1_wakeup_gpio, ESP_EXT1_WAKEUP_ANY_HIGH));
  188. /* To simplify test environment, we'll use a ULP program to set GPIO high */
  189. ulp_insn_t ulp_code[] = {
  190. I_DELAY(65535), /* about 8ms, given 8MHz ULP clock */
  191. I_WR_REG_BIT(RTC_CNTL_HOLD_FORCE_REG, RTC_CNTL_PDAC1_HOLD_FORCE_S, 0),
  192. I_WR_REG_BIT(RTC_GPIO_OUT_REG, ext_rtc_io + RTC_GPIO_OUT_DATA_S, 1),
  193. I_DELAY(1000),
  194. I_WR_REG_BIT(RTC_GPIO_OUT_REG, ext_rtc_io + RTC_GPIO_OUT_DATA_S, 0),
  195. I_WR_REG_BIT(RTC_CNTL_HOLD_FORCE_REG, RTC_CNTL_PDAC1_HOLD_FORCE_S, 1),
  196. I_END(),
  197. I_HALT()
  198. };
  199. TEST_ESP_OK(ulp_set_wakeup_period(0, 1000 /* us */));
  200. size_t size = sizeof(ulp_code) / sizeof(ulp_insn_t);
  201. TEST_ESP_OK(ulp_process_macros_and_load(0, ulp_code, &size));
  202. light_sleep_enable();
  203. int rtcio_num = rtc_io_number_get(ext1_wakeup_gpio);
  204. for (int i = 0; i < 10; ++i) {
  205. /* Set GPIO low */
  206. REG_CLR_BIT(rtc_io_desc[rtcio_num].reg, rtc_io_desc[rtcio_num].hold_force);
  207. rtc_gpio_set_level(ext1_wakeup_gpio, 0);
  208. REG_SET_BIT(rtc_io_desc[rtcio_num].reg, rtc_io_desc[rtcio_num].hold_force);
  209. /* Wait for the next tick */
  210. vTaskDelay(1);
  211. /* Start ULP program */
  212. ulp_run(0);
  213. const int delay_ms = 200;
  214. const int delay_ticks = delay_ms / portTICK_PERIOD_MS;
  215. int64_t start_rtc = esp_clk_rtc_time();
  216. int64_t start_hs = esp_timer_get_time();
  217. uint32_t start_tick = xTaskGetTickCount();
  218. /* Will enter sleep here */
  219. vTaskDelay(delay_ticks);
  220. int64_t end_rtc = esp_clk_rtc_time();
  221. int64_t end_hs = esp_timer_get_time();
  222. uint32_t end_tick = xTaskGetTickCount();
  223. printf("%lld %lld %u\n", end_rtc - start_rtc, end_hs - start_hs, end_tick - start_tick);
  224. TEST_ASSERT_INT32_WITHIN(3, delay_ticks, end_tick - start_tick);
  225. TEST_ASSERT_INT32_WITHIN(2 * portTICK_PERIOD_MS * 1000, delay_ms * 1000, end_hs - start_hs);
  226. TEST_ASSERT_INT32_WITHIN(2 * portTICK_PERIOD_MS * 1000, delay_ms * 1000, end_rtc - start_rtc);
  227. }
  228. REG_CLR_BIT(rtc_io_desc[rtcio_num].reg, rtc_io_desc[rtcio_num].hold_force);
  229. rtc_gpio_deinit(ext1_wakeup_gpio);
  230. light_sleep_disable();
  231. }
  232. #endif //!TEMPORARY_DISABLED_FOR_TARGETS(ESP32S2, ESP32S3)
  233. #endif //CONFIG_ULP_COPROC_TYPE_FSM
  234. #if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
  235. //IDF-5053
  236. typedef struct {
  237. int delay_us;
  238. int result;
  239. SemaphoreHandle_t done;
  240. } delay_test_arg_t;
  241. static void test_delay_task(void *p)
  242. {
  243. delay_test_arg_t *arg = (delay_test_arg_t *) p;
  244. vTaskDelay(1);
  245. uint64_t start = esp_clk_rtc_time();
  246. vTaskDelay(arg->delay_us / portTICK_PERIOD_MS / 1000);
  247. uint64_t stop = esp_clk_rtc_time();
  248. arg->result = (int) (stop - start);
  249. xSemaphoreGive(arg->done);
  250. vTaskDelete(NULL);
  251. }
  252. TEST_CASE("vTaskDelay duration is correct with light sleep enabled", "[pm]")
  253. {
  254. light_sleep_enable();
  255. SemaphoreHandle_t done_sem = xSemaphoreCreateBinary();
  256. TEST_ASSERT_NOT_NULL(done_sem);
  257. delay_test_arg_t args = {
  258. .done = done_sem,
  259. };
  260. const int delays[] = { 10, 20, 50, 100, 150, 200, 250 };
  261. const int delays_count = sizeof(delays) / sizeof(delays[0]);
  262. for (int i = 0; i < delays_count; ++i) {
  263. int delay_ms = delays[i];
  264. args.delay_us = delay_ms * 1000;
  265. xTaskCreatePinnedToCore(test_delay_task, "", 2048, (void *) &args, 3, NULL, 0);
  266. TEST_ASSERT( xSemaphoreTake(done_sem, delay_ms * 10 / portTICK_PERIOD_MS) );
  267. printf("CPU0: %d %d\n", args.delay_us, args.result);
  268. TEST_ASSERT_INT32_WITHIN(1000 * portTICK_PERIOD_MS * 2, args.delay_us, args.result);
  269. #if portNUM_PROCESSORS == 2
  270. xTaskCreatePinnedToCore(test_delay_task, "", 2048, (void *) &args, 3, NULL, 1);
  271. TEST_ASSERT( xSemaphoreTake(done_sem, delay_ms * 10 / portTICK_PERIOD_MS) );
  272. printf("CPU1: %d %d\n", args.delay_us, args.result);
  273. TEST_ASSERT_INT32_WITHIN(1000 * portTICK_PERIOD_MS * 2, args.delay_us, args.result);
  274. #endif
  275. }
  276. vSemaphoreDelete(done_sem);
  277. light_sleep_disable();
  278. }
  279. /* This test is similar to the one in test_esp_timer.c, but since we can't use
  280. * ref_clock, this test uses RTC clock for timing. Also enables automatic
  281. * light sleep.
  282. */
  283. TEST_CASE("esp_timer produces correct delays with light sleep", "[pm]")
  284. {
  285. // no, we can't make this a const size_t (§6.7.5.2)
  286. #define NUM_INTERVALS 16
  287. typedef struct {
  288. esp_timer_handle_t timer;
  289. size_t cur_interval;
  290. int intervals[NUM_INTERVALS];
  291. int64_t t_start;
  292. SemaphoreHandle_t done;
  293. } test_args_t;
  294. void timer_func(void *arg) {
  295. test_args_t *p_args = (test_args_t *) arg;
  296. int64_t t_end = esp_clk_rtc_time();
  297. int32_t ms_diff = (t_end - p_args->t_start) / 1000;
  298. printf("timer #%d %dms\n", p_args->cur_interval, ms_diff);
  299. p_args->intervals[p_args->cur_interval++] = ms_diff;
  300. // Deliberately make timer handler run longer.
  301. // We check that this doesn't affect the result.
  302. esp_rom_delay_us(10 * 1000);
  303. if (p_args->cur_interval == NUM_INTERVALS) {
  304. printf("done\n");
  305. TEST_ESP_OK(esp_timer_stop(p_args->timer));
  306. xSemaphoreGive(p_args->done);
  307. }
  308. }
  309. light_sleep_enable();
  310. const int delay_ms = 100;
  311. test_args_t args = {0};
  312. esp_timer_handle_t timer1;
  313. esp_timer_create_args_t create_args = {
  314. .callback = timer_func,
  315. .arg = &args,
  316. .name = "timer1",
  317. };
  318. TEST_ESP_OK(esp_timer_create(&create_args, &timer1));
  319. args.timer = timer1;
  320. args.t_start = esp_clk_rtc_time();
  321. args.done = xSemaphoreCreateBinary();
  322. TEST_ESP_OK(esp_timer_start_periodic(timer1, delay_ms * 1000));
  323. TEST_ASSERT(xSemaphoreTake(args.done, delay_ms * NUM_INTERVALS * 2));
  324. TEST_ASSERT_EQUAL_UINT32(NUM_INTERVALS, args.cur_interval);
  325. for (size_t i = 0; i < NUM_INTERVALS; ++i) {
  326. TEST_ASSERT_INT32_WITHIN(portTICK_PERIOD_MS, (i + 1) * delay_ms, args.intervals[i]);
  327. }
  328. TEST_ESP_OK( esp_timer_dump(stdout) );
  329. TEST_ESP_OK( esp_timer_delete(timer1) );
  330. vSemaphoreDelete(args.done);
  331. light_sleep_disable();
  332. #undef NUM_INTERVALS
  333. }
  334. #endif //!TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
  335. static void timer_cb1(void *arg)
  336. {
  337. ++*((int *) arg);
  338. }
  339. TEST_CASE("esp_timer with SKIP_UNHANDLED_EVENTS does not wake up CPU from sleep", "[pm]")
  340. {
  341. int count_calls = 0;
  342. int timer_interval_ms = 50;
  343. const esp_timer_create_args_t timer_args = {
  344. .name = "timer_cb1",
  345. .arg = &count_calls,
  346. .callback = &timer_cb1,
  347. .skip_unhandled_events = true,
  348. };
  349. esp_timer_handle_t periodic_timer;
  350. esp_timer_create(&timer_args, &periodic_timer);
  351. TEST_ESP_OK(esp_timer_start_periodic(periodic_timer, timer_interval_ms * 1000));
  352. light_sleep_enable();
  353. const unsigned count_delays = 5;
  354. unsigned i = count_delays;
  355. while (i-- > 0) {
  356. vTaskDelay(pdMS_TO_TICKS(500));
  357. }
  358. TEST_ASSERT_INT_WITHIN(1, count_delays, count_calls);
  359. light_sleep_disable();
  360. TEST_ESP_OK(esp_timer_stop(periodic_timer));
  361. TEST_ESP_OK(esp_timer_dump(stdout));
  362. TEST_ESP_OK(esp_timer_delete(periodic_timer));
  363. }
  364. #endif // CONFIG_FREERTOS_USE_TICKLESS_IDLE
  365. #endif // CONFIG_PM_ENABLE