modem_clock_hal.c 9.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261
  1. /*
  2. * SPDX-FileCopyrightText: 2022-2023 Espressif Systems (Shanghai) CO LTD
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. */
  6. // The HAL layer for MODEM CLOCK (ESP32-C6 specific part)
  7. #include <stdbool.h>
  8. #include "soc/soc.h"
  9. #include "esp_attr.h"
  10. #include "hal/modem_clock_hal.h"
  11. #include "hal/modem_clock_types.h"
  12. #include "hal/efuse_hal.h"
  13. #include "hal/assert.h"
  14. typedef enum {
  15. MODEM_CLOCK_XTAL32K_CODE = 0,
  16. MODEM_CLOCK_RC32K_CODE = 1,
  17. MODEM_CLOCK_EXT32K_CODE = 2
  18. } modem_clock_32k_clk_src_code_t;
  19. void IRAM_ATTR modem_clock_hal_set_clock_domain_icg_bitmap(modem_clock_hal_context_t *hal, modem_clock_domain_t domain, uint32_t bitmap)
  20. {
  21. HAL_ASSERT(domain < MODEM_CLOCK_DOMAIN_MAX);
  22. switch (domain)
  23. {
  24. case MODEM_CLOCK_DOMAIN_MODEM_APB:
  25. modem_syscon_ll_set_modem_apb_icg_bitmap(hal->syscon_dev, bitmap);
  26. break;
  27. case MODEM_CLOCK_DOMAIN_MODEM_PERIPH:
  28. modem_syscon_ll_set_modem_periph_icg_bitmap(hal->syscon_dev, bitmap);
  29. break;
  30. case MODEM_CLOCK_DOMAIN_WIFI:
  31. modem_syscon_ll_set_wifi_icg_bitmap(hal->syscon_dev, bitmap);
  32. break;
  33. case MODEM_CLOCK_DOMAIN_BT:
  34. modem_syscon_ll_set_bt_icg_bitmap(hal->syscon_dev, bitmap);
  35. break;
  36. case MODEM_CLOCK_DOMAIN_FE:
  37. modem_syscon_ll_set_fe_icg_bitmap(hal->syscon_dev, bitmap);
  38. break;
  39. case MODEM_CLOCK_DOMAIN_IEEE802154:
  40. modem_syscon_ll_set_ieee802154_icg_bitmap(hal->syscon_dev, bitmap);
  41. break;
  42. case MODEM_CLOCK_DOMAIN_LP_APB:
  43. modem_lpcon_ll_set_lp_apb_icg_bitmap(hal->lpcon_dev, bitmap);
  44. break;
  45. case MODEM_CLOCK_DOMAIN_I2C_MASTER:
  46. modem_lpcon_ll_set_i2c_master_icg_bitmap(hal->lpcon_dev, bitmap);
  47. break;
  48. case MODEM_CLOCK_DOMAIN_COEX:
  49. modem_lpcon_ll_set_coex_icg_bitmap(hal->lpcon_dev, bitmap);
  50. break;
  51. case MODEM_CLOCK_DOMAIN_WIFIPWR:
  52. modem_lpcon_ll_set_wifipwr_icg_bitmap(hal->lpcon_dev, bitmap);
  53. break;
  54. default:
  55. break;
  56. }
  57. }
  58. uint32_t modem_clock_hal_get_clock_domain_icg_bitmap(modem_clock_hal_context_t *hal, modem_clock_domain_t domain)
  59. {
  60. HAL_ASSERT(domain < MODEM_CLOCK_DOMAIN_MAX);
  61. uint32_t bitmap = 0;
  62. switch (domain)
  63. {
  64. case MODEM_CLOCK_DOMAIN_MODEM_APB:
  65. bitmap = modem_syscon_ll_get_modem_apb_icg_bitmap(hal->syscon_dev);
  66. break;
  67. case MODEM_CLOCK_DOMAIN_MODEM_PERIPH:
  68. bitmap = modem_syscon_ll_get_modem_periph_icg_bitmap(hal->syscon_dev);
  69. break;
  70. case MODEM_CLOCK_DOMAIN_WIFI:
  71. bitmap = modem_syscon_ll_get_wifi_icg_bitmap(hal->syscon_dev);
  72. break;
  73. case MODEM_CLOCK_DOMAIN_BT:
  74. bitmap = modem_syscon_ll_get_bt_icg_bitmap(hal->syscon_dev);
  75. break;
  76. case MODEM_CLOCK_DOMAIN_FE:
  77. bitmap = modem_syscon_ll_get_fe_icg_bitmap(hal->syscon_dev);
  78. break;
  79. case MODEM_CLOCK_DOMAIN_IEEE802154:
  80. bitmap = modem_syscon_ll_get_ieee802154_icg_bitmap(hal->syscon_dev);
  81. break;
  82. case MODEM_CLOCK_DOMAIN_LP_APB:
  83. bitmap = modem_lpcon_ll_get_lp_apb_icg_bitmap(hal->lpcon_dev);
  84. break;
  85. case MODEM_CLOCK_DOMAIN_I2C_MASTER:
  86. bitmap = modem_lpcon_ll_get_i2c_master_icg_bitmap(hal->lpcon_dev);
  87. break;
  88. case MODEM_CLOCK_DOMAIN_COEX:
  89. bitmap = modem_lpcon_ll_get_coex_icg_bitmap(hal->lpcon_dev);
  90. break;
  91. case MODEM_CLOCK_DOMAIN_WIFIPWR:
  92. bitmap = modem_lpcon_ll_get_wifipwr_icg_bitmap(hal->lpcon_dev);
  93. break;
  94. default:
  95. break;
  96. }
  97. return bitmap;
  98. }
  99. void IRAM_ATTR modem_clock_hal_enable_fe_clock(modem_clock_hal_context_t *hal, bool enable)
  100. {
  101. if (enable) {
  102. modem_syscon_ll_enable_fe_apb_clock(hal->syscon_dev, enable);
  103. modem_syscon_ll_enable_fe_cal_160m_clock(hal->syscon_dev, enable);
  104. modem_syscon_ll_enable_fe_160m_clock(hal->syscon_dev, enable);
  105. modem_syscon_ll_enable_fe_80m_clock(hal->syscon_dev, enable);
  106. }
  107. }
  108. void modem_clock_hal_set_ble_rtc_timer_divisor_value(modem_clock_hal_context_t *hal, uint32_t divider)
  109. {
  110. modem_lpcon_ll_set_ble_rtc_timer_divisor_value(hal->lpcon_dev, divider);
  111. }
  112. void modem_clock_hal_enable_ble_rtc_timer_clock(modem_clock_hal_context_t *hal, bool enable)
  113. {
  114. modem_lpcon_ll_enable_ble_rtc_timer_clock(hal->lpcon_dev, enable);
  115. }
  116. void modem_clock_hal_deselect_all_ble_rtc_timer_lpclk_source(modem_clock_hal_context_t *hal)
  117. {
  118. modem_lpcon_ll_enable_ble_rtc_timer_slow_osc(hal->lpcon_dev, false);
  119. modem_lpcon_ll_enable_ble_rtc_timer_fast_osc(hal->lpcon_dev, false);
  120. modem_lpcon_ll_enable_ble_rtc_timer_32k_xtal(hal->lpcon_dev, false);
  121. modem_lpcon_ll_enable_ble_rtc_timer_main_xtal(hal->lpcon_dev, false);
  122. }
  123. void modem_clock_hal_select_ble_rtc_timer_lpclk_source(modem_clock_hal_context_t *hal, modem_clock_lpclk_src_t src)
  124. {
  125. HAL_ASSERT(src < MODEM_CLOCK_LPCLK_SRC_MAX);
  126. switch (src)
  127. {
  128. case MODEM_CLOCK_LPCLK_SRC_RC_SLOW:
  129. modem_lpcon_ll_enable_ble_rtc_timer_slow_osc(hal->lpcon_dev, true);
  130. break;
  131. case MODEM_CLOCK_LPCLK_SRC_RC_FAST:
  132. modem_lpcon_ll_enable_ble_rtc_timer_fast_osc(hal->lpcon_dev, true);
  133. break;
  134. case MODEM_CLOCK_LPCLK_SRC_MAIN_XTAL:
  135. modem_lpcon_ll_enable_ble_rtc_timer_main_xtal(hal->lpcon_dev, true);
  136. break;
  137. case MODEM_CLOCK_LPCLK_SRC_RC32K:
  138. modem_lpcon_ll_enable_ble_rtc_timer_32k_xtal(hal->lpcon_dev, true);
  139. modem_lpcon_ll_select_modem_32k_clock_source(hal->lpcon_dev, MODEM_CLOCK_RC32K_CODE);
  140. break;
  141. case MODEM_CLOCK_LPCLK_SRC_XTAL32K:
  142. modem_lpcon_ll_enable_ble_rtc_timer_32k_xtal(hal->lpcon_dev, true);
  143. modem_lpcon_ll_select_modem_32k_clock_source(hal->lpcon_dev, MODEM_CLOCK_XTAL32K_CODE);
  144. break;
  145. case MODEM_CLOCK_LPCLK_SRC_EXT32K:
  146. modem_lpcon_ll_enable_ble_rtc_timer_32k_xtal(hal->lpcon_dev, true);
  147. modem_lpcon_ll_select_modem_32k_clock_source(hal->lpcon_dev, MODEM_CLOCK_EXT32K_CODE);
  148. break;
  149. default:
  150. break;
  151. }
  152. }
  153. void modem_clock_hal_deselect_all_coex_lpclk_source(modem_clock_hal_context_t *hal)
  154. {
  155. modem_lpcon_ll_enable_coex_lpclk_slow_osc(hal->lpcon_dev, false);
  156. modem_lpcon_ll_enable_coex_lpclk_fast_osc(hal->lpcon_dev, false);
  157. modem_lpcon_ll_enable_coex_lpclk_32k_xtal(hal->lpcon_dev, false);
  158. modem_lpcon_ll_enable_coex_lpclk_main_xtal(hal->lpcon_dev, false);
  159. }
  160. void modem_clock_hal_select_coex_lpclk_source(modem_clock_hal_context_t *hal, modem_clock_lpclk_src_t src)
  161. {
  162. HAL_ASSERT(src < MODEM_CLOCK_LPCLK_SRC_MAX);
  163. switch (src)
  164. {
  165. case MODEM_CLOCK_LPCLK_SRC_RC_SLOW:
  166. modem_lpcon_ll_enable_coex_lpclk_slow_osc(hal->lpcon_dev, true);
  167. break;
  168. case MODEM_CLOCK_LPCLK_SRC_RC_FAST:
  169. modem_lpcon_ll_enable_coex_lpclk_fast_osc(hal->lpcon_dev, true);
  170. break;
  171. case MODEM_CLOCK_LPCLK_SRC_MAIN_XTAL:
  172. modem_lpcon_ll_enable_coex_lpclk_main_xtal(hal->lpcon_dev, true);
  173. break;
  174. case MODEM_CLOCK_LPCLK_SRC_RC32K:
  175. modem_lpcon_ll_enable_coex_lpclk_32k_xtal(hal->lpcon_dev, true);
  176. modem_lpcon_ll_select_modem_32k_clock_source(hal->lpcon_dev, MODEM_CLOCK_RC32K_CODE);
  177. break;
  178. case MODEM_CLOCK_LPCLK_SRC_XTAL32K:
  179. modem_lpcon_ll_enable_coex_lpclk_32k_xtal(hal->lpcon_dev, true);
  180. modem_lpcon_ll_select_modem_32k_clock_source(hal->lpcon_dev, MODEM_CLOCK_XTAL32K_CODE);
  181. break;
  182. case MODEM_CLOCK_LPCLK_SRC_EXT32K:
  183. modem_lpcon_ll_enable_coex_lpclk_32k_xtal(hal->lpcon_dev, true);
  184. modem_lpcon_ll_select_modem_32k_clock_source(hal->lpcon_dev, MODEM_CLOCK_EXT32K_CODE);
  185. break;
  186. default:
  187. break;
  188. }
  189. }
  190. void modem_clock_hal_deselect_all_wifi_lpclk_source(modem_clock_hal_context_t *hal)
  191. {
  192. modem_lpcon_ll_enable_wifi_lpclk_slow_osc(hal->lpcon_dev, false);
  193. modem_lpcon_ll_enable_wifi_lpclk_fast_osc(hal->lpcon_dev, false);
  194. modem_lpcon_ll_enable_wifi_lpclk_32k_xtal(hal->lpcon_dev, false);
  195. modem_lpcon_ll_enable_wifi_lpclk_main_xtal(hal->lpcon_dev, false);
  196. }
  197. void modem_clock_hal_select_wifi_lpclk_source(modem_clock_hal_context_t *hal, modem_clock_lpclk_src_t src)
  198. {
  199. HAL_ASSERT(src < MODEM_CLOCK_LPCLK_SRC_MAX);
  200. switch (src)
  201. {
  202. case MODEM_CLOCK_LPCLK_SRC_RC_SLOW:
  203. modem_lpcon_ll_enable_wifi_lpclk_slow_osc(hal->lpcon_dev, true);
  204. break;
  205. case MODEM_CLOCK_LPCLK_SRC_RC_FAST:
  206. modem_lpcon_ll_enable_wifi_lpclk_fast_osc(hal->lpcon_dev, true);
  207. break;
  208. case MODEM_CLOCK_LPCLK_SRC_MAIN_XTAL:
  209. modem_lpcon_ll_enable_wifi_lpclk_main_xtal(hal->lpcon_dev, true);
  210. break;
  211. case MODEM_CLOCK_LPCLK_SRC_RC32K:
  212. modem_lpcon_ll_enable_wifi_lpclk_32k_xtal(hal->lpcon_dev, true);
  213. modem_lpcon_ll_select_modem_32k_clock_source(hal->lpcon_dev, MODEM_CLOCK_RC32K_CODE);
  214. break;
  215. case MODEM_CLOCK_LPCLK_SRC_XTAL32K:
  216. modem_lpcon_ll_enable_wifi_lpclk_32k_xtal(hal->lpcon_dev, true);
  217. modem_lpcon_ll_select_modem_32k_clock_source(hal->lpcon_dev, MODEM_CLOCK_XTAL32K_CODE);
  218. break;
  219. case MODEM_CLOCK_LPCLK_SRC_EXT32K:
  220. modem_lpcon_ll_enable_wifi_lpclk_32k_xtal(hal->lpcon_dev, true);
  221. modem_lpcon_ll_select_modem_32k_clock_source(hal->lpcon_dev, MODEM_CLOCK_EXT32K_CODE);
  222. break;
  223. default:
  224. break;
  225. }
  226. }
  227. void modem_clock_hal_enable_wifipwr_clock(modem_clock_hal_context_t *hal, bool enable)
  228. {
  229. if (efuse_hal_chip_revision() == 0) { /* eco0 */
  230. modem_lpcon_ll_enable_wifipwr_clock(hal->lpcon_dev, enable);
  231. } else {
  232. static int ref = 0;
  233. if (enable) {
  234. if (ref++ == 0) {
  235. modem_lpcon_ll_enable_wifipwr_clock(hal->lpcon_dev, enable);
  236. }
  237. } else {
  238. if (--ref == 0) {
  239. modem_lpcon_ll_enable_wifipwr_clock(hal->lpcon_dev, enable);
  240. }
  241. }
  242. HAL_ASSERT(ref > 0);
  243. }
  244. }