Kconfig 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899
  1. menu "Core dump"
  2. choice ESP_COREDUMP_TO_FLASH_OR_UART
  3. prompt "Data destination"
  4. default ESP_COREDUMP_ENABLE_TO_NONE
  5. help
  6. Select place to store core dump: flash, uart or none (to disable core dumps generation).
  7. Core dumps to Flash are not available if PSRAM is used for task stacks.
  8. If core dump is configured to be stored in flash and custom partition table is used add
  9. corresponding entry to your CSV. For examples, please see predefined partition table CSV descriptions
  10. in the components/partition_table directory.
  11. config ESP_COREDUMP_ENABLE_TO_FLASH
  12. bool "Flash"
  13. depends on !SPIRAM_ALLOW_STACK_EXTERNAL_MEMORY
  14. select ESP_COREDUMP_ENABLE
  15. config ESP_COREDUMP_ENABLE_TO_UART
  16. bool "UART"
  17. select ESP_COREDUMP_ENABLE
  18. config ESP_COREDUMP_ENABLE_TO_NONE
  19. bool "None"
  20. endchoice
  21. choice ESP_COREDUMP_DATA_FORMAT
  22. prompt "Core dump data format"
  23. default ESP_COREDUMP_DATA_FORMAT_ELF
  24. depends on !ESP_COREDUMP_ENABLE_TO_NONE
  25. help
  26. Select the data format for core dump.
  27. config ESP_COREDUMP_DATA_FORMAT_BIN
  28. bool "Binary format"
  29. config ESP_COREDUMP_DATA_FORMAT_ELF
  30. bool "ELF format"
  31. endchoice
  32. choice ESP_COREDUMP_CHECKSUM
  33. prompt "Core dump data integrity check"
  34. default ESP_COREDUMP_CHECKSUM_CRC32
  35. depends on !ESP_COREDUMP_ENABLE_TO_NONE
  36. help
  37. Select the integrity check for the core dump.
  38. config ESP_COREDUMP_CHECKSUM_CRC32
  39. bool "Use CRC32 for integrity verification"
  40. config ESP_COREDUMP_CHECKSUM_SHA256
  41. bool "Use SHA256 for integrity verification"
  42. depends on ESP_COREDUMP_DATA_FORMAT_ELF && IDF_TARGET_ESP32
  43. endchoice
  44. config ESP_COREDUMP_ENABLE
  45. bool
  46. default F
  47. help
  48. Enables/disable core dump module.
  49. config ESP_COREDUMP_MAX_TASKS_NUM
  50. int "Maximum number of tasks"
  51. depends on ESP_COREDUMP_ENABLE
  52. default 64
  53. help
  54. Maximum number of tasks snapshots in core dump.
  55. config ESP_COREDUMP_UART_DELAY
  56. int "Delay before print to UART"
  57. depends on ESP_COREDUMP_ENABLE_TO_UART
  58. default 0
  59. help
  60. Config delay (in ms) before printing core dump to UART.
  61. Delay can be interrupted by pressing Enter key.
  62. config ESP_COREDUMP_STACK_SIZE
  63. int "Reserved stack size"
  64. depends on ESP_COREDUMP_ENABLE
  65. # Temporarily disable this feature on Xtensa boards as switching stack
  66. # pointer triggers an exception (IDF-2797)
  67. depends on IDF_TARGET_ARCH_RISCV
  68. default 0
  69. help
  70. Size of the memory to be reserved for core dump stack. If 0 core dump process will run on
  71. the stack of crashed task/ISR, otherwise special stack will be allocated.
  72. To ensure that core dump itself will not overflow task/ISR stack set this to the value above 800.
  73. NOTE: It eats DRAM.
  74. choice ESP_COREDUMP_DECODE
  75. prompt "Handling of UART core dumps in IDF Monitor"
  76. depends on ESP_COREDUMP_ENABLE_TO_UART
  77. config ESP_COREDUMP_DECODE_INFO
  78. bool "Decode and show summary (info_corefile)"
  79. config ESP_COREDUMP_DECODE_DISABLE
  80. bool "Don't decode"
  81. endchoice
  82. config ESP_COREDUMP_DECODE
  83. string
  84. default "disable" if ESP_COREDUMP_DECODE_DISABLE
  85. default "info" if ESP_COREDUMP_DECODE_INFO
  86. endmenu