esp_efuse_table.csv 6.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081
  1. # field_name, | efuse_block, | bit_start, | bit_count, |comment #
  2. # | (EFUSE_BLK0 | (0..255) | (1-256) | #
  3. # | EFUSE_BLK1 | | | #
  4. # | EFUSE_BLK3) | | | #
  5. ##########################################################################
  6. # !!!!!!!!!!! #
  7. # After editing this file, run the command manually "make efuse_common_table" or "idf.py efuse_common_table"
  8. # this will generate new source files, next rebuild all the sources.
  9. # !!!!!!!!!!! #
  10. # EFUSE_RD_REPEAT_DATA BLOCK #
  11. ##############################
  12. # EFUSE_RD_WR_DIS_REG #
  13. WR_DIS, EFUSE_BLK0, 0, 8, Write protection
  14. WR_DIS.KEY0_RD_DIS, EFUSE_BLK0, 0, 1, Write protection for KEY0_RD_DIS
  15. WR_DIS.GROUP_1, EFUSE_BLK0, 1, 1, Write protection for WDT_DELAY DIS_PAD_JTAG DIS_DOWNLOAD_ICACHE
  16. WR_DIS.GROUP_2, EFUSE_BLK0, 2, 1, Write protection for DOWNLOAD_DIS_MANUAL_ENCRYPT SPI_BOOT_CRYPT_CNT XTS_KEY_LENGTH_256 SECURE_BOOT_EN
  17. WR_DIS.SPI_BOOT_CRYPT_CNT, EFUSE_BLK0, 2, 1, Write protection for DOWNLOAD_DIS_MANUAL_ENCRYPT [SPI_BOOT_CRYPT_CNT] XTS_KEY_LENGTH_256 SECURE_BOOT_EN
  18. WR_DIS.GROUP_3, EFUSE_BLK0, 3, 1, Write protection for UART_PRINT_CONTROL FORCE_SEND_RESUME DIS_DOWNLOAD_MODE DIS_DIRECT_BOOT ENABLE_SECURITY_DOWNLOAD FLASH_TPUW
  19. WR_DIS.BLK0_RESERVED, EFUSE_BLK0, 4, 1, Write protection for BLK0_RESERVED
  20. WR_DIS.SYS_DATA_PART0, EFUSE_BLK0, 5, 1, Write protection for EFUSE_BLK1. SYS_DATA_PART0
  21. WR_DIS.SYS_DATA_PART1, EFUSE_BLK0, 6, 1, Write protection for EFUSE_BLK2. SYS_DATA_PART2
  22. WR_DIS.KEY0, EFUSE_BLK0, 7, 1, Write protection for EFUSE_BLK3. whole KEY0
  23. # EFUSE_RD_REPEAT_DATA0_REG #
  24. RD_DIS, EFUSE_BLK0, 32, 2, Read protection
  25. RD_DIS.KEY0, EFUSE_BLK0, 32, 2, Read protection for EFUSE_BLK3. KEY0
  26. RD_DIS.KEY0.LOW, EFUSE_BLK0, 32, 1, Read protection for EFUSE_BLK3. KEY0 lower 128-bit key
  27. RD_DIS.KEY0.HI, EFUSE_BLK0, 33, 1, Read protection for EFUSE_BLK3. KEY0 higher 128-bit key
  28. WDT_DELAY_SEL, EFUSE_BLK0, 34, 2, RTC WDT timeout threshold
  29. DIS_PAD_JTAG, EFUSE_BLK0, 36, 1, Hardware Disable JTAG permanently
  30. DIS_DOWNLOAD_ICACHE, EFUSE_BLK0, 37, 1, Disable ICache in Download mode
  31. DIS_DOWNLOAD_MANUAL_ENCRYPT, EFUSE_BLK0, 38, 1, Disable flash encryption in Download boot mode
  32. SPI_BOOT_CRYPT_CNT, EFUSE_BLK0, 39, 3, Enable SPI boot encrypt/decrypt. Odd number: enable; even number: disable
  33. XTS_KEY_LENGTH_256, EFUSE_BLK0, 42, 1, Select XTS_AES key length. 1: 256-bit of whole block3; 0: Lower 128-bit of block3
  34. UART_PRINT_CONTROL, EFUSE_BLK0, 43, 2, Set UART boot message output mode. 00: Force print; 01: Low-level print controlled by GPIO 8; 10: High-level print controlled by GPIO 8; 11: Print force disabled
  35. FORCE_SEND_RESUME, EFUSE_BLK0, 45, 1, Force ROM code to send an SPI flash resume command during SPI boot
  36. DIS_DOWNLOAD_MODE, EFUSE_BLK0, 46, 1, Disable all download boot modes
  37. DIS_DIRECT_BOOT, EFUSE_BLK0, 47, 1, Disable direct_boot mode
  38. ENABLE_SECURITY_DOWNLOAD, EFUSE_BLK0, 48, 1, Enable secure UART download mode
  39. FLASH_TPUW, EFUSE_BLK0, 49, 4, Configure flash startup delay after SoC being powered up (the unit is ms/2). When the value is 15 delay will be 7.5 ms
  40. SECURE_BOOT_EN, EFUSE_BLK0, 53, 1, Enable secure boot
  41. SECURE_VERSION, EFUSE_BLK0, 54, 4, Secure version for anti-rollback
  42. # USER_DATA BLOCK# - System configuration
  43. #######################
  44. USER_DATA, EFUSE_BLK1, 0, 88, User data block
  45. USER_DATA.MAC_CUSTOM, EFUSE_BLK1, 0, 48, Custom MAC addr
  46. # SYS_DATA_PART1 BLOCK# - System configuration
  47. #######################
  48. MAC_FACTORY, EFUSE_BLK2, 40, 8, Factory MAC addr [0]
  49. , EFUSE_BLK2, 32, 8, Factory MAC addr [1]
  50. , EFUSE_BLK2, 24, 8, Factory MAC addr [2]
  51. , EFUSE_BLK2, 16, 8, Factory MAC addr [3]
  52. , EFUSE_BLK2, 8, 8, Factory MAC addr [4]
  53. , EFUSE_BLK2, 0, 8, Factory MAC addr [5]
  54. WAFER_VERSION, EFUSE_BLK2, 48, 3, EFUSE_WAFER_VERSION
  55. PKG_VERSION, EFUSE_BLK2, 51, 3, EFUSE_PKG_VERSION
  56. BLOCK2_VERSION, EFUSE_BLK2, 54, 3, EFUSE_BLOCK2_VERSION
  57. RF_REF_I_BIAS_CONFIG, EFUSE_BLK2, 57, 4, EFUSE_RF_REF_I_BIAS_CONFIG
  58. LDO_VOL_BIAS_CONFIG_LOW, EFUSE_BLK2, 61, 3, EFUSE_LDO_VOL_BIAS_CONFIG_LOW
  59. LDO_VOL_BIAS_CONFIG_HIGH, EFUSE_BLK2, 64, 27, EFUSE_LDO_VOL_BIAS_CONFIG_HIGH
  60. PVT_LOW, EFUSE_BLK2, 91, 5, EFUSE_PVT_LOW
  61. PVT_HIGH, EFUSE_BLK2, 96, 10, EFUSE_PVT_HIGH
  62. ADC_CALIBRATION_0, EFUSE_BLK2, 106, 22, EFUSE_ADC_CALIBRATION_0
  63. ADC_CALIBRATION_1, EFUSE_BLK2, 128, 32, EFUSE_ADC_CALIBRATION_1
  64. ADC_CALIBRATION_2, EFUSE_BLK2, 160, 32, EFUSE_ADC_CALIBRATION_2
  65. ################
  66. KEY0, EFUSE_BLK3, 0, 256, [256bit FE key] or [128bit FE key and 128key SB key] or [user data]
  67. KEY0.FE_256BIT, EFUSE_BLK3, 0, 256, [256bit FE key]
  68. KEY0.FE_128BIT, EFUSE_BLK3, 0, 128, [128bit FE key]
  69. KEY0.SB_128BIT, EFUSE_BLK3, 128, 128, [128bit SB key]