esp_efuse_table.c 32 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083
  1. /*
  2. * SPDX-FileCopyrightText: 2017-2022 Espressif Systems (Shanghai) CO LTD
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. */
  6. #include "sdkconfig.h"
  7. #include "esp_efuse.h"
  8. #include <assert.h>
  9. #include "esp_efuse_table.h"
  10. // md5_digest_table 6614a99de35023cf9ba3849a2b80e9e7
  11. // This file was generated from the file esp_efuse_table.csv. DO NOT CHANGE THIS FILE MANUALLY.
  12. // If you want to change some fields, you need to change esp_efuse_table.csv file
  13. // then run `efuse_common_table` or `efuse_custom_table` command it will generate this file.
  14. // To show efuse_table run the command 'show_efuse_table'.
  15. static const esp_efuse_desc_t WR_DIS[] = {
  16. {EFUSE_BLK0, 0, 32}, // Write protection,
  17. };
  18. static const esp_efuse_desc_t WR_DIS_RD_DIS[] = {
  19. {EFUSE_BLK0, 0, 1}, // Write protection for RD_DIS_KEY0 RD_DIS_KEY1 RD_DIS_KEY2 RD_DIS_KEY3 RD_DIS_KEY4 RD_DIS_KEY5 RD_DIS_SYS_DATA_PART2,
  20. };
  21. static const esp_efuse_desc_t WR_DIS_GROUP_1[] = {
  22. {EFUSE_BLK0, 2, 1}, // Write protection for DIS_ICACHE DIS_DOWNLOAD_ICACHE DIS_FORCE_DOWNLOAD DIS_USB DIS_CAN SOFT_DIS_JTAG DIS_DOWNLOAD_MANUAL_ENCRYPT,
  23. };
  24. static const esp_efuse_desc_t WR_DIS_GROUP_2[] = {
  25. {EFUSE_BLK0, 3, 1}, // Write protection for WDT_DELAY_SEL,
  26. };
  27. static const esp_efuse_desc_t WR_DIS_SPI_BOOT_CRYPT_CNT[] = {
  28. {EFUSE_BLK0, 4, 1}, // Write protection for SPI_BOOT_CRYPT_CNT,
  29. };
  30. static const esp_efuse_desc_t WR_DIS_SECURE_BOOT_KEY_REVOKE0[] = {
  31. {EFUSE_BLK0, 5, 1}, // Write protection for SECURE_BOOT_KEY_REVOKE0,
  32. };
  33. static const esp_efuse_desc_t WR_DIS_SECURE_BOOT_KEY_REVOKE1[] = {
  34. {EFUSE_BLK0, 6, 1}, // Write protection for SECURE_BOOT_KEY_REVOKE1,
  35. };
  36. static const esp_efuse_desc_t WR_DIS_SECURE_BOOT_KEY_REVOKE2[] = {
  37. {EFUSE_BLK0, 7, 1}, // Write protection for SECURE_BOOT_KEY_REVOKE2,
  38. };
  39. static const esp_efuse_desc_t WR_DIS_KEY0_PURPOSE[] = {
  40. {EFUSE_BLK0, 8, 1}, // Write protection for key_purpose. KEY0,
  41. };
  42. static const esp_efuse_desc_t WR_DIS_KEY1_PURPOSE[] = {
  43. {EFUSE_BLK0, 9, 1}, // Write protection for key_purpose. KEY1,
  44. };
  45. static const esp_efuse_desc_t WR_DIS_KEY2_PURPOSE[] = {
  46. {EFUSE_BLK0, 10, 1}, // Write protection for key_purpose. KEY2,
  47. };
  48. static const esp_efuse_desc_t WR_DIS_KEY3_PURPOSE[] = {
  49. {EFUSE_BLK0, 11, 1}, // Write protection for key_purpose. KEY3,
  50. };
  51. static const esp_efuse_desc_t WR_DIS_KEY4_PURPOSE[] = {
  52. {EFUSE_BLK0, 12, 1}, // Write protection for key_purpose. KEY4,
  53. };
  54. static const esp_efuse_desc_t WR_DIS_KEY5_PURPOSE[] = {
  55. {EFUSE_BLK0, 13, 1}, // Write protection for key_purpose. KEY5,
  56. };
  57. static const esp_efuse_desc_t WR_DIS_SECURE_BOOT_EN[] = {
  58. {EFUSE_BLK0, 15, 1}, // Write protection for SECURE_BOOT_EN,
  59. };
  60. static const esp_efuse_desc_t WR_DIS_SECURE_BOOT_AGGRESSIVE_REVOKE[] = {
  61. {EFUSE_BLK0, 16, 1}, // Write protection for SECURE_BOOT_AGGRESSIVE_REVOKE,
  62. };
  63. static const esp_efuse_desc_t WR_DIS_GROUP_3[] = {
  64. {EFUSE_BLK0, 18, 1}, // Write protection for FLASH_TPUW DIS_DOWNLOAD_MODE DIS_DIRECT_BOOT DIS_USB_SERIAL_JTAG_ROM_PRINT DIS_TINY_BASIC DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE ENABLE_SECURITY_DOWNLOAD UART_PRINT_CONTROL PIN_POWER_SELECTION FLASH_TYPE FORCE_SEND_RESUME SECURE_VERSION,
  65. };
  66. static const esp_efuse_desc_t WR_DIS_BLK1[] = {
  67. {EFUSE_BLK0, 20, 1}, // Write protection for EFUSE_BLK1. MAC_SPI_8M_SYS,
  68. };
  69. static const esp_efuse_desc_t WR_DIS_SYS_DATA_PART1[] = {
  70. {EFUSE_BLK0, 21, 1}, // Write protection for EFUSE_BLK2. SYS_DATA_PART1,
  71. };
  72. static const esp_efuse_desc_t WR_DIS_USER_DATA[] = {
  73. {EFUSE_BLK0, 22, 1}, // Write protection for EFUSE_BLK3. USER_DATA,
  74. };
  75. static const esp_efuse_desc_t WR_DIS_KEY0[] = {
  76. {EFUSE_BLK0, 23, 1}, // Write protection for EFUSE_BLK4. KEY0,
  77. };
  78. static const esp_efuse_desc_t WR_DIS_KEY1[] = {
  79. {EFUSE_BLK0, 24, 1}, // Write protection for EFUSE_BLK5. KEY1,
  80. };
  81. static const esp_efuse_desc_t WR_DIS_KEY2[] = {
  82. {EFUSE_BLK0, 25, 1}, // Write protection for EFUSE_BLK6. KEY2,
  83. };
  84. static const esp_efuse_desc_t WR_DIS_KEY3[] = {
  85. {EFUSE_BLK0, 26, 1}, // Write protection for EFUSE_BLK7. KEY3,
  86. };
  87. static const esp_efuse_desc_t WR_DIS_KEY4[] = {
  88. {EFUSE_BLK0, 27, 1}, // Write protection for EFUSE_BLK8. KEY4,
  89. };
  90. static const esp_efuse_desc_t WR_DIS_KEY5[] = {
  91. {EFUSE_BLK0, 28, 1}, // Write protection for EFUSE_BLK9. KEY5,
  92. };
  93. static const esp_efuse_desc_t WR_DIS_SYS_DATA_PART2[] = {
  94. {EFUSE_BLK0, 29, 1}, // Write protection for EFUSE_BLK10. SYS_DATA_PART2,
  95. };
  96. static const esp_efuse_desc_t RD_DIS[] = {
  97. {EFUSE_BLK0, 32, 7}, // Read protection,
  98. };
  99. static const esp_efuse_desc_t RD_DIS_KEY0[] = {
  100. {EFUSE_BLK0, 32, 1}, // Read protection for EFUSE_BLK4. KEY0,
  101. };
  102. static const esp_efuse_desc_t RD_DIS_KEY1[] = {
  103. {EFUSE_BLK0, 33, 1}, // Read protection for EFUSE_BLK5. KEY1,
  104. };
  105. static const esp_efuse_desc_t RD_DIS_KEY2[] = {
  106. {EFUSE_BLK0, 34, 1}, // Read protection for EFUSE_BLK6. KEY2,
  107. };
  108. static const esp_efuse_desc_t RD_DIS_KEY3[] = {
  109. {EFUSE_BLK0, 35, 1}, // Read protection for EFUSE_BLK7. KEY3,
  110. };
  111. static const esp_efuse_desc_t RD_DIS_KEY4[] = {
  112. {EFUSE_BLK0, 36, 1}, // Read protection for EFUSE_BLK8. KEY4,
  113. };
  114. static const esp_efuse_desc_t RD_DIS_KEY5[] = {
  115. {EFUSE_BLK0, 37, 1}, // Read protection for EFUSE_BLK9. KEY5,
  116. };
  117. static const esp_efuse_desc_t RD_DIS_SYS_DATA_PART2[] = {
  118. {EFUSE_BLK0, 38, 1}, // Read protection for EFUSE_BLK10. SYS_DATA_PART2,
  119. };
  120. static const esp_efuse_desc_t DIS_ICACHE[] = {
  121. {EFUSE_BLK0, 40, 1}, // Disable Icache,
  122. };
  123. static const esp_efuse_desc_t DIS_USB_JTAG[] = {
  124. {EFUSE_BLK0, 41, 1}, // Disable USB JTAG,
  125. };
  126. static const esp_efuse_desc_t DIS_DOWNLOAD_ICACHE[] = {
  127. {EFUSE_BLK0, 42, 1}, // Disable Icache in download mode,
  128. };
  129. static const esp_efuse_desc_t DIS_USB_DEVICE[] = {
  130. {EFUSE_BLK0, 43, 1}, // Disable USB_DEVICE,
  131. };
  132. static const esp_efuse_desc_t DIS_FORCE_DOWNLOAD[] = {
  133. {EFUSE_BLK0, 44, 1}, // Disable force chip go to download mode function,
  134. };
  135. static const esp_efuse_desc_t DIS_CAN[] = {
  136. {EFUSE_BLK0, 46, 1}, // Disable CAN function,
  137. };
  138. static const esp_efuse_desc_t JTAG_SEL_ENABLE[] = {
  139. {EFUSE_BLK0, 47, 1}, // Set this bit to enable selection between usb_to_jtag and pad_to_jtag through strapping gpio10 when both reg_dis_usb_jtag and reg_dis_pad_jtag are equal to 0.,
  140. };
  141. static const esp_efuse_desc_t SOFT_DIS_JTAG[] = {
  142. {EFUSE_BLK0, 48, 3}, // Set these bits to disable JTAG in the soft way (odd number 1 means disable). JTAG can be enabled in HMAC module.,
  143. };
  144. static const esp_efuse_desc_t DIS_PAD_JTAG[] = {
  145. {EFUSE_BLK0, 51, 1}, // Disable JTAG in the hard way. JTAG is disabled permanently.,
  146. };
  147. static const esp_efuse_desc_t DIS_DOWNLOAD_MANUAL_ENCRYPT[] = {
  148. {EFUSE_BLK0, 52, 1}, // Disable flash encryption when in download boot modes.,
  149. };
  150. static const esp_efuse_desc_t USB_DREFH[] = {
  151. {EFUSE_BLK0, 53, 2}, // Controls single-end input threshold vrefh 1.76 V to 2 V with step of 80 mV stored in eFuse.,
  152. };
  153. static const esp_efuse_desc_t USB_DREFL[] = {
  154. {EFUSE_BLK0, 55, 2}, // Controls single-end input threshold vrefl 0.8 V to 1.04 V with step of 80 mV stored in eFuse.,
  155. };
  156. static const esp_efuse_desc_t USB_EXCHG_PINS[] = {
  157. {EFUSE_BLK0, 57, 1}, // Exchange D+ D- pins,
  158. };
  159. static const esp_efuse_desc_t VDD_SPI_AS_GPIO[] = {
  160. {EFUSE_BLK0, 58, 1}, // Set this bit to vdd spi pin function as gpio,
  161. };
  162. static const esp_efuse_desc_t BTLC_GPIO_ENABLE[] = {
  163. {EFUSE_BLK0, 59, 2}, // Enable btlc gpio,
  164. };
  165. static const esp_efuse_desc_t POWERGLITCH_EN[] = {
  166. {EFUSE_BLK0, 61, 1}, // Set this bit to enable power glitch function,
  167. };
  168. static const esp_efuse_desc_t POWER_GLITCH_DSENSE[] = {
  169. {EFUSE_BLK0, 62, 2}, // Sample delay configuration of power glitch,
  170. };
  171. static const esp_efuse_desc_t WDT_DELAY_SEL[] = {
  172. {EFUSE_BLK0, 80, 2}, // Select RTC WDT time out threshold,
  173. };
  174. static const esp_efuse_desc_t SPI_BOOT_CRYPT_CNT[] = {
  175. {EFUSE_BLK0, 82, 3}, // SPI boot encrypt decrypt enable. odd number 1 enable. even number 1 disable,
  176. };
  177. static const esp_efuse_desc_t SECURE_BOOT_KEY_REVOKE0[] = {
  178. {EFUSE_BLK0, 85, 1}, // Enable revoke first secure boot key,
  179. };
  180. static const esp_efuse_desc_t SECURE_BOOT_KEY_REVOKE1[] = {
  181. {EFUSE_BLK0, 86, 1}, // Enable revoke second secure boot key,
  182. };
  183. static const esp_efuse_desc_t SECURE_BOOT_KEY_REVOKE2[] = {
  184. {EFUSE_BLK0, 87, 1}, // Enable revoke third secure boot key,
  185. };
  186. static const esp_efuse_desc_t KEY_PURPOSE_0[] = {
  187. {EFUSE_BLK0, 88, 4}, // Key0 purpose,
  188. };
  189. static const esp_efuse_desc_t KEY_PURPOSE_1[] = {
  190. {EFUSE_BLK0, 92, 4}, // Key1 purpose,
  191. };
  192. static const esp_efuse_desc_t KEY_PURPOSE_2[] = {
  193. {EFUSE_BLK0, 96, 4}, // Key2 purpose,
  194. };
  195. static const esp_efuse_desc_t KEY_PURPOSE_3[] = {
  196. {EFUSE_BLK0, 100, 4}, // Key3 purpose,
  197. };
  198. static const esp_efuse_desc_t KEY_PURPOSE_4[] = {
  199. {EFUSE_BLK0, 104, 4}, // Key4 purpose,
  200. };
  201. static const esp_efuse_desc_t KEY_PURPOSE_5[] = {
  202. {EFUSE_BLK0, 108, 4}, // Key5 purpose,
  203. };
  204. static const esp_efuse_desc_t SECURE_BOOT_EN[] = {
  205. {EFUSE_BLK0, 116, 1}, // Secure boot enable,
  206. };
  207. static const esp_efuse_desc_t SECURE_BOOT_AGGRESSIVE_REVOKE[] = {
  208. {EFUSE_BLK0, 117, 1}, // Enable aggressive secure boot revoke,
  209. };
  210. static const esp_efuse_desc_t FLASH_TPUW[] = {
  211. {EFUSE_BLK0, 124, 4}, // Flash wait time after power up. (unit is ms). When value is 15. the time is 30 ms,
  212. };
  213. static const esp_efuse_desc_t DIS_DOWNLOAD_MODE[] = {
  214. {EFUSE_BLK0, 128, 1}, // Disble download mode include boot_mode[3:0] is 0 1 2 3 6 7,
  215. };
  216. static const esp_efuse_desc_t DIS_DIRECT_BOOT[] = {
  217. {EFUSE_BLK0, 129, 1}, // Disable direct boot mode,
  218. };
  219. static const esp_efuse_desc_t DIS_USB_SERIAL_JTAG_ROM_PRINT[] = {
  220. {EFUSE_BLK0, 130, 1}, // Disable usb serial jtag print during rom boot,
  221. };
  222. static const esp_efuse_desc_t DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE[] = {
  223. {EFUSE_BLK0, 132, 1}, // Disable download through USB-Serial-JTAG,
  224. };
  225. static const esp_efuse_desc_t ENABLE_SECURITY_DOWNLOAD[] = {
  226. {EFUSE_BLK0, 133, 1}, // Enable security download mode,
  227. };
  228. static const esp_efuse_desc_t UART_PRINT_CONTROL[] = {
  229. {EFUSE_BLK0, 134, 2}, // b00:force print. b01:control by GPIO8 - low level print. b10:control by GPIO8 - high level print. b11:force disable print.,
  230. };
  231. static const esp_efuse_desc_t FORCE_SEND_RESUME[] = {
  232. {EFUSE_BLK0, 141, 1}, // Force ROM code to send a resume command during SPI boot,
  233. };
  234. static const esp_efuse_desc_t SECURE_VERSION[] = {
  235. {EFUSE_BLK0, 142, 16}, // Secure version for anti-rollback,
  236. };
  237. static const esp_efuse_desc_t ERR_RST_ENABLE[] = {
  238. {EFUSE_BLK0, 159, 1}, // Use BLOCK0 to check error record registers,
  239. };
  240. static const esp_efuse_desc_t MAC_FACTORY[] = {
  241. {EFUSE_BLK1, 40, 8}, // Factory MAC addr [0],
  242. {EFUSE_BLK1, 32, 8}, // Factory MAC addr [1],
  243. {EFUSE_BLK1, 24, 8}, // Factory MAC addr [2],
  244. {EFUSE_BLK1, 16, 8}, // Factory MAC addr [3],
  245. {EFUSE_BLK1, 8, 8}, // Factory MAC addr [4],
  246. {EFUSE_BLK1, 0, 8}, // Factory MAC addr [5],
  247. };
  248. static const esp_efuse_desc_t SPI_PAD_CONFIG_CLK[] = {
  249. {EFUSE_BLK1, 48, 6}, // SPI_PAD_configure CLK,
  250. };
  251. static const esp_efuse_desc_t SPI_PAD_CONFIG_Q_D1[] = {
  252. {EFUSE_BLK1, 54, 6}, // SPI_PAD_configure Q(D1),
  253. };
  254. static const esp_efuse_desc_t SPI_PAD_CONFIG_D_D0[] = {
  255. {EFUSE_BLK1, 60, 6}, // SPI_PAD_configure D(D0),
  256. };
  257. static const esp_efuse_desc_t SPI_PAD_CONFIG_CS[] = {
  258. {EFUSE_BLK1, 66, 6}, // SPI_PAD_configure CS,
  259. };
  260. static const esp_efuse_desc_t SPI_PAD_CONFIG_HD_D3[] = {
  261. {EFUSE_BLK1, 72, 6}, // SPI_PAD_configure HD(D3),
  262. };
  263. static const esp_efuse_desc_t SPI_PAD_CONFIG_WP_D2[] = {
  264. {EFUSE_BLK1, 78, 6}, // SPI_PAD_configure WP(D2),
  265. };
  266. static const esp_efuse_desc_t SPI_PAD_CONFIG_DQS[] = {
  267. {EFUSE_BLK1, 84, 6}, // SPI_PAD_configure DQS,
  268. };
  269. static const esp_efuse_desc_t SPI_PAD_CONFIG_D4[] = {
  270. {EFUSE_BLK1, 90, 6}, // SPI_PAD_configure D4,
  271. };
  272. static const esp_efuse_desc_t SPI_PAD_CONFIG_D5[] = {
  273. {EFUSE_BLK1, 96, 6}, // SPI_PAD_configure D5,
  274. };
  275. static const esp_efuse_desc_t SPI_PAD_CONFIG_D6[] = {
  276. {EFUSE_BLK1, 102, 6}, // SPI_PAD_configure D6,
  277. };
  278. static const esp_efuse_desc_t SPI_PAD_CONFIG_D7[] = {
  279. {EFUSE_BLK1, 108, 6}, // SPI_PAD_configure D7,
  280. };
  281. static const esp_efuse_desc_t WAFER_VERSION[] = {
  282. {EFUSE_BLK1, 114, 3}, // WAFER version,
  283. };
  284. static const esp_efuse_desc_t PKG_VERSION[] = {
  285. {EFUSE_BLK1, 117, 3}, // Package version 0:ESP32C3,
  286. };
  287. static const esp_efuse_desc_t BLOCK1_VERSION[] = {
  288. {EFUSE_BLK1, 120, 3}, // BLOCK1 efuse version,
  289. };
  290. static const esp_efuse_desc_t OPTIONAL_UNIQUE_ID[] = {
  291. {EFUSE_BLK2, 0, 128}, // Optional unique 128-bit ID,
  292. };
  293. static const esp_efuse_desc_t BLOCK2_VERSION[] = {
  294. {EFUSE_BLK2, 128, 3}, // Version of BLOCK2,
  295. };
  296. static const esp_efuse_desc_t TEMP_CALIB[] = {
  297. {EFUSE_BLK2, 131, 9}, // Temperature calibration data,
  298. };
  299. static const esp_efuse_desc_t OCODE[] = {
  300. {EFUSE_BLK2, 140, 8}, // ADC OCode,
  301. };
  302. static const esp_efuse_desc_t ADC1_INIT_CODE_ATTEN0[] = {
  303. {EFUSE_BLK2, 148, 10}, // ADC1 init code at atten0,
  304. };
  305. static const esp_efuse_desc_t ADC1_INIT_CODE_ATTEN1[] = {
  306. {EFUSE_BLK2, 158, 10}, // ADC1 init code at atten1,
  307. };
  308. static const esp_efuse_desc_t ADC1_INIT_CODE_ATTEN2[] = {
  309. {EFUSE_BLK2, 168, 10}, // ADC1 init code at atten2,
  310. };
  311. static const esp_efuse_desc_t ADC1_INIT_CODE_ATTEN3[] = {
  312. {EFUSE_BLK2, 178, 10}, // ADC1 init code at atten3,
  313. };
  314. static const esp_efuse_desc_t ADC1_CAL_VOL_ATTEN0[] = {
  315. {EFUSE_BLK2, 188, 10}, // ADC1 calibration voltage at atten0,
  316. };
  317. static const esp_efuse_desc_t ADC1_CAL_VOL_ATTEN1[] = {
  318. {EFUSE_BLK2, 198, 10}, // ADC1 calibration voltage at atten1,
  319. };
  320. static const esp_efuse_desc_t ADC1_CAL_VOL_ATTEN2[] = {
  321. {EFUSE_BLK2, 208, 10}, // ADC1 calibration voltage at atten2,
  322. };
  323. static const esp_efuse_desc_t ADC1_CAL_VOL_ATTEN3[] = {
  324. {EFUSE_BLK2, 218, 10}, // ADC1 calibration voltage at atten3,
  325. };
  326. static const esp_efuse_desc_t USER_DATA[] = {
  327. {EFUSE_BLK3, 0, 256}, // User data,
  328. };
  329. static const esp_efuse_desc_t USER_DATA_MAC_CUSTOM[] = {
  330. {EFUSE_BLK3, 200, 48}, // Custom MAC,
  331. };
  332. static const esp_efuse_desc_t KEY0[] = {
  333. {EFUSE_BLK4, 0, 256}, // Key0 or user data,
  334. };
  335. static const esp_efuse_desc_t KEY1[] = {
  336. {EFUSE_BLK5, 0, 256}, // Key1 or user data,
  337. };
  338. static const esp_efuse_desc_t KEY2[] = {
  339. {EFUSE_BLK6, 0, 256}, // Key2 or user data,
  340. };
  341. static const esp_efuse_desc_t KEY3[] = {
  342. {EFUSE_BLK7, 0, 256}, // Key3 or user data,
  343. };
  344. static const esp_efuse_desc_t KEY4[] = {
  345. {EFUSE_BLK8, 0, 256}, // Key4 or user data,
  346. };
  347. static const esp_efuse_desc_t KEY5[] = {
  348. {EFUSE_BLK9, 0, 256}, // Key5 or user data,
  349. };
  350. static const esp_efuse_desc_t SYS_DATA_PART2[] = {
  351. {EFUSE_BLK10, 0, 256}, // System configuration,
  352. };
  353. static const esp_efuse_desc_t K_RTC_LDO[] = {
  354. {EFUSE_BLK1, 135, 7}, // BLOCK1 K_RTC_LDO,
  355. };
  356. static const esp_efuse_desc_t K_DIG_LDO[] = {
  357. {EFUSE_BLK1, 142, 7}, // BLOCK1 K_DIG_LDO,
  358. };
  359. static const esp_efuse_desc_t V_RTC_DBIAS20[] = {
  360. {EFUSE_BLK1, 149, 8}, // BLOCK1 voltage of rtc dbias20,
  361. };
  362. static const esp_efuse_desc_t V_DIG_DBIAS20[] = {
  363. {EFUSE_BLK1, 157, 8}, // BLOCK1 voltage of digital dbias20,
  364. };
  365. static const esp_efuse_desc_t DIG_DBIAS_HVT[] = {
  366. {EFUSE_BLK1, 165, 5}, // BLOCK1 digital dbias when hvt,
  367. };
  368. static const esp_efuse_desc_t THRES_HVT[] = {
  369. {EFUSE_BLK1, 170, 10}, // BLOCK1 pvt threshold when hvt,
  370. };
  371. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS[] = {
  372. &WR_DIS[0], // Write protection
  373. NULL
  374. };
  375. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_RD_DIS[] = {
  376. &WR_DIS_RD_DIS[0], // Write protection for RD_DIS_KEY0 RD_DIS_KEY1 RD_DIS_KEY2 RD_DIS_KEY3 RD_DIS_KEY4 RD_DIS_KEY5 RD_DIS_SYS_DATA_PART2
  377. NULL
  378. };
  379. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_GROUP_1[] = {
  380. &WR_DIS_GROUP_1[0], // Write protection for DIS_ICACHE DIS_DOWNLOAD_ICACHE DIS_FORCE_DOWNLOAD DIS_USB DIS_CAN SOFT_DIS_JTAG DIS_DOWNLOAD_MANUAL_ENCRYPT
  381. NULL
  382. };
  383. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_GROUP_2[] = {
  384. &WR_DIS_GROUP_2[0], // Write protection for WDT_DELAY_SEL
  385. NULL
  386. };
  387. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SPI_BOOT_CRYPT_CNT[] = {
  388. &WR_DIS_SPI_BOOT_CRYPT_CNT[0], // Write protection for SPI_BOOT_CRYPT_CNT
  389. NULL
  390. };
  391. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SECURE_BOOT_KEY_REVOKE0[] = {
  392. &WR_DIS_SECURE_BOOT_KEY_REVOKE0[0], // Write protection for SECURE_BOOT_KEY_REVOKE0
  393. NULL
  394. };
  395. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SECURE_BOOT_KEY_REVOKE1[] = {
  396. &WR_DIS_SECURE_BOOT_KEY_REVOKE1[0], // Write protection for SECURE_BOOT_KEY_REVOKE1
  397. NULL
  398. };
  399. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SECURE_BOOT_KEY_REVOKE2[] = {
  400. &WR_DIS_SECURE_BOOT_KEY_REVOKE2[0], // Write protection for SECURE_BOOT_KEY_REVOKE2
  401. NULL
  402. };
  403. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY0_PURPOSE[] = {
  404. &WR_DIS_KEY0_PURPOSE[0], // Write protection for key_purpose. KEY0
  405. NULL
  406. };
  407. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY1_PURPOSE[] = {
  408. &WR_DIS_KEY1_PURPOSE[0], // Write protection for key_purpose. KEY1
  409. NULL
  410. };
  411. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY2_PURPOSE[] = {
  412. &WR_DIS_KEY2_PURPOSE[0], // Write protection for key_purpose. KEY2
  413. NULL
  414. };
  415. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY3_PURPOSE[] = {
  416. &WR_DIS_KEY3_PURPOSE[0], // Write protection for key_purpose. KEY3
  417. NULL
  418. };
  419. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY4_PURPOSE[] = {
  420. &WR_DIS_KEY4_PURPOSE[0], // Write protection for key_purpose. KEY4
  421. NULL
  422. };
  423. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY5_PURPOSE[] = {
  424. &WR_DIS_KEY5_PURPOSE[0], // Write protection for key_purpose. KEY5
  425. NULL
  426. };
  427. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SECURE_BOOT_EN[] = {
  428. &WR_DIS_SECURE_BOOT_EN[0], // Write protection for SECURE_BOOT_EN
  429. NULL
  430. };
  431. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SECURE_BOOT_AGGRESSIVE_REVOKE[] = {
  432. &WR_DIS_SECURE_BOOT_AGGRESSIVE_REVOKE[0], // Write protection for SECURE_BOOT_AGGRESSIVE_REVOKE
  433. NULL
  434. };
  435. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_GROUP_3[] = {
  436. &WR_DIS_GROUP_3[0], // Write protection for FLASH_TPUW DIS_DOWNLOAD_MODE DIS_DIRECT_BOOT DIS_USB_SERIAL_JTAG_ROM_PRINT DIS_TINY_BASIC DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE ENABLE_SECURITY_DOWNLOAD UART_PRINT_CONTROL PIN_POWER_SELECTION FLASH_TYPE FORCE_SEND_RESUME SECURE_VERSION
  437. NULL
  438. };
  439. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_BLK1[] = {
  440. &WR_DIS_BLK1[0], // Write protection for EFUSE_BLK1. MAC_SPI_8M_SYS
  441. NULL
  442. };
  443. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SYS_DATA_PART1[] = {
  444. &WR_DIS_SYS_DATA_PART1[0], // Write protection for EFUSE_BLK2. SYS_DATA_PART1
  445. NULL
  446. };
  447. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_USER_DATA[] = {
  448. &WR_DIS_USER_DATA[0], // Write protection for EFUSE_BLK3. USER_DATA
  449. NULL
  450. };
  451. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY0[] = {
  452. &WR_DIS_KEY0[0], // Write protection for EFUSE_BLK4. KEY0
  453. NULL
  454. };
  455. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY1[] = {
  456. &WR_DIS_KEY1[0], // Write protection for EFUSE_BLK5. KEY1
  457. NULL
  458. };
  459. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY2[] = {
  460. &WR_DIS_KEY2[0], // Write protection for EFUSE_BLK6. KEY2
  461. NULL
  462. };
  463. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY3[] = {
  464. &WR_DIS_KEY3[0], // Write protection for EFUSE_BLK7. KEY3
  465. NULL
  466. };
  467. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY4[] = {
  468. &WR_DIS_KEY4[0], // Write protection for EFUSE_BLK8. KEY4
  469. NULL
  470. };
  471. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY5[] = {
  472. &WR_DIS_KEY5[0], // Write protection for EFUSE_BLK9. KEY5
  473. NULL
  474. };
  475. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SYS_DATA_PART2[] = {
  476. &WR_DIS_SYS_DATA_PART2[0], // Write protection for EFUSE_BLK10. SYS_DATA_PART2
  477. NULL
  478. };
  479. const esp_efuse_desc_t* ESP_EFUSE_RD_DIS[] = {
  480. &RD_DIS[0], // Read protection
  481. NULL
  482. };
  483. const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_KEY0[] = {
  484. &RD_DIS_KEY0[0], // Read protection for EFUSE_BLK4. KEY0
  485. NULL
  486. };
  487. const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_KEY1[] = {
  488. &RD_DIS_KEY1[0], // Read protection for EFUSE_BLK5. KEY1
  489. NULL
  490. };
  491. const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_KEY2[] = {
  492. &RD_DIS_KEY2[0], // Read protection for EFUSE_BLK6. KEY2
  493. NULL
  494. };
  495. const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_KEY3[] = {
  496. &RD_DIS_KEY3[0], // Read protection for EFUSE_BLK7. KEY3
  497. NULL
  498. };
  499. const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_KEY4[] = {
  500. &RD_DIS_KEY4[0], // Read protection for EFUSE_BLK8. KEY4
  501. NULL
  502. };
  503. const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_KEY5[] = {
  504. &RD_DIS_KEY5[0], // Read protection for EFUSE_BLK9. KEY5
  505. NULL
  506. };
  507. const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_SYS_DATA_PART2[] = {
  508. &RD_DIS_SYS_DATA_PART2[0], // Read protection for EFUSE_BLK10. SYS_DATA_PART2
  509. NULL
  510. };
  511. const esp_efuse_desc_t* ESP_EFUSE_DIS_ICACHE[] = {
  512. &DIS_ICACHE[0], // Disable Icache
  513. NULL
  514. };
  515. const esp_efuse_desc_t* ESP_EFUSE_DIS_USB_JTAG[] = {
  516. &DIS_USB_JTAG[0], // Disable USB JTAG
  517. NULL
  518. };
  519. const esp_efuse_desc_t* ESP_EFUSE_DIS_DOWNLOAD_ICACHE[] = {
  520. &DIS_DOWNLOAD_ICACHE[0], // Disable Icache in download mode
  521. NULL
  522. };
  523. const esp_efuse_desc_t* ESP_EFUSE_DIS_USB_DEVICE[] = {
  524. &DIS_USB_DEVICE[0], // Disable USB_DEVICE
  525. NULL
  526. };
  527. const esp_efuse_desc_t* ESP_EFUSE_DIS_FORCE_DOWNLOAD[] = {
  528. &DIS_FORCE_DOWNLOAD[0], // Disable force chip go to download mode function
  529. NULL
  530. };
  531. const esp_efuse_desc_t* ESP_EFUSE_DIS_CAN[] = {
  532. &DIS_CAN[0], // Disable CAN function
  533. NULL
  534. };
  535. const esp_efuse_desc_t* ESP_EFUSE_JTAG_SEL_ENABLE[] = {
  536. &JTAG_SEL_ENABLE[0], // Set this bit to enable selection between usb_to_jtag and pad_to_jtag through strapping gpio10 when both reg_dis_usb_jtag and reg_dis_pad_jtag are equal to 0.
  537. NULL
  538. };
  539. const esp_efuse_desc_t* ESP_EFUSE_SOFT_DIS_JTAG[] = {
  540. &SOFT_DIS_JTAG[0], // Set these bits to disable JTAG in the soft way (odd number 1 means disable). JTAG can be enabled in HMAC module.
  541. NULL
  542. };
  543. const esp_efuse_desc_t* ESP_EFUSE_DIS_PAD_JTAG[] = {
  544. &DIS_PAD_JTAG[0], // Disable JTAG in the hard way. JTAG is disabled permanently.
  545. NULL
  546. };
  547. const esp_efuse_desc_t* ESP_EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT[] = {
  548. &DIS_DOWNLOAD_MANUAL_ENCRYPT[0], // Disable flash encryption when in download boot modes.
  549. NULL
  550. };
  551. const esp_efuse_desc_t* ESP_EFUSE_USB_DREFH[] = {
  552. &USB_DREFH[0], // Controls single-end input threshold vrefh 1.76 V to 2 V with step of 80 mV stored in eFuse.
  553. NULL
  554. };
  555. const esp_efuse_desc_t* ESP_EFUSE_USB_DREFL[] = {
  556. &USB_DREFL[0], // Controls single-end input threshold vrefl 0.8 V to 1.04 V with step of 80 mV stored in eFuse.
  557. NULL
  558. };
  559. const esp_efuse_desc_t* ESP_EFUSE_USB_EXCHG_PINS[] = {
  560. &USB_EXCHG_PINS[0], // Exchange D+ D- pins
  561. NULL
  562. };
  563. const esp_efuse_desc_t* ESP_EFUSE_VDD_SPI_AS_GPIO[] = {
  564. &VDD_SPI_AS_GPIO[0], // Set this bit to vdd spi pin function as gpio
  565. NULL
  566. };
  567. const esp_efuse_desc_t* ESP_EFUSE_BTLC_GPIO_ENABLE[] = {
  568. &BTLC_GPIO_ENABLE[0], // Enable btlc gpio
  569. NULL
  570. };
  571. const esp_efuse_desc_t* ESP_EFUSE_POWERGLITCH_EN[] = {
  572. &POWERGLITCH_EN[0], // Set this bit to enable power glitch function
  573. NULL
  574. };
  575. const esp_efuse_desc_t* ESP_EFUSE_POWER_GLITCH_DSENSE[] = {
  576. &POWER_GLITCH_DSENSE[0], // Sample delay configuration of power glitch
  577. NULL
  578. };
  579. const esp_efuse_desc_t* ESP_EFUSE_WDT_DELAY_SEL[] = {
  580. &WDT_DELAY_SEL[0], // Select RTC WDT time out threshold
  581. NULL
  582. };
  583. const esp_efuse_desc_t* ESP_EFUSE_SPI_BOOT_CRYPT_CNT[] = {
  584. &SPI_BOOT_CRYPT_CNT[0], // SPI boot encrypt decrypt enable. odd number 1 enable. even number 1 disable
  585. NULL
  586. };
  587. const esp_efuse_desc_t* ESP_EFUSE_SECURE_BOOT_KEY_REVOKE0[] = {
  588. &SECURE_BOOT_KEY_REVOKE0[0], // Enable revoke first secure boot key
  589. NULL
  590. };
  591. const esp_efuse_desc_t* ESP_EFUSE_SECURE_BOOT_KEY_REVOKE1[] = {
  592. &SECURE_BOOT_KEY_REVOKE1[0], // Enable revoke second secure boot key
  593. NULL
  594. };
  595. const esp_efuse_desc_t* ESP_EFUSE_SECURE_BOOT_KEY_REVOKE2[] = {
  596. &SECURE_BOOT_KEY_REVOKE2[0], // Enable revoke third secure boot key
  597. NULL
  598. };
  599. const esp_efuse_desc_t* ESP_EFUSE_KEY_PURPOSE_0[] = {
  600. &KEY_PURPOSE_0[0], // Key0 purpose
  601. NULL
  602. };
  603. const esp_efuse_desc_t* ESP_EFUSE_KEY_PURPOSE_1[] = {
  604. &KEY_PURPOSE_1[0], // Key1 purpose
  605. NULL
  606. };
  607. const esp_efuse_desc_t* ESP_EFUSE_KEY_PURPOSE_2[] = {
  608. &KEY_PURPOSE_2[0], // Key2 purpose
  609. NULL
  610. };
  611. const esp_efuse_desc_t* ESP_EFUSE_KEY_PURPOSE_3[] = {
  612. &KEY_PURPOSE_3[0], // Key3 purpose
  613. NULL
  614. };
  615. const esp_efuse_desc_t* ESP_EFUSE_KEY_PURPOSE_4[] = {
  616. &KEY_PURPOSE_4[0], // Key4 purpose
  617. NULL
  618. };
  619. const esp_efuse_desc_t* ESP_EFUSE_KEY_PURPOSE_5[] = {
  620. &KEY_PURPOSE_5[0], // Key5 purpose
  621. NULL
  622. };
  623. const esp_efuse_desc_t* ESP_EFUSE_SECURE_BOOT_EN[] = {
  624. &SECURE_BOOT_EN[0], // Secure boot enable
  625. NULL
  626. };
  627. const esp_efuse_desc_t* ESP_EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE[] = {
  628. &SECURE_BOOT_AGGRESSIVE_REVOKE[0], // Enable aggressive secure boot revoke
  629. NULL
  630. };
  631. const esp_efuse_desc_t* ESP_EFUSE_FLASH_TPUW[] = {
  632. &FLASH_TPUW[0], // Flash wait time after power up. (unit is ms). When value is 15. the time is 30 ms
  633. NULL
  634. };
  635. const esp_efuse_desc_t* ESP_EFUSE_DIS_DOWNLOAD_MODE[] = {
  636. &DIS_DOWNLOAD_MODE[0], // Disble download mode include boot_mode[3:0] is 0 1 2 3 6 7
  637. NULL
  638. };
  639. const esp_efuse_desc_t* ESP_EFUSE_DIS_DIRECT_BOOT[] = {
  640. &DIS_DIRECT_BOOT[0], // Disable direct boot mode
  641. NULL
  642. };
  643. const esp_efuse_desc_t* ESP_EFUSE_DIS_USB_SERIAL_JTAG_ROM_PRINT[] = {
  644. &DIS_USB_SERIAL_JTAG_ROM_PRINT[0], // Disable usb serial jtag print during rom boot
  645. NULL
  646. };
  647. const esp_efuse_desc_t* ESP_EFUSE_DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE[] = {
  648. &DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE[0], // Disable download through USB-Serial-JTAG
  649. NULL
  650. };
  651. const esp_efuse_desc_t* ESP_EFUSE_ENABLE_SECURITY_DOWNLOAD[] = {
  652. &ENABLE_SECURITY_DOWNLOAD[0], // Enable security download mode
  653. NULL
  654. };
  655. const esp_efuse_desc_t* ESP_EFUSE_UART_PRINT_CONTROL[] = {
  656. &UART_PRINT_CONTROL[0], // b00:force print. b01:control by GPIO8 - low level print. b10:control by GPIO8 - high level print. b11:force disable print.
  657. NULL
  658. };
  659. const esp_efuse_desc_t* ESP_EFUSE_FORCE_SEND_RESUME[] = {
  660. &FORCE_SEND_RESUME[0], // Force ROM code to send a resume command during SPI boot
  661. NULL
  662. };
  663. const esp_efuse_desc_t* ESP_EFUSE_SECURE_VERSION[] = {
  664. &SECURE_VERSION[0], // Secure version for anti-rollback
  665. NULL
  666. };
  667. const esp_efuse_desc_t* ESP_EFUSE_ERR_RST_ENABLE[] = {
  668. &ERR_RST_ENABLE[0], // Use BLOCK0 to check error record registers
  669. NULL
  670. };
  671. const esp_efuse_desc_t* ESP_EFUSE_MAC_FACTORY[] = {
  672. &MAC_FACTORY[0], // Factory MAC addr [0]
  673. &MAC_FACTORY[1], // Factory MAC addr [1]
  674. &MAC_FACTORY[2], // Factory MAC addr [2]
  675. &MAC_FACTORY[3], // Factory MAC addr [3]
  676. &MAC_FACTORY[4], // Factory MAC addr [4]
  677. &MAC_FACTORY[5], // Factory MAC addr [5]
  678. NULL
  679. };
  680. const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_CLK[] = {
  681. &SPI_PAD_CONFIG_CLK[0], // SPI_PAD_configure CLK
  682. NULL
  683. };
  684. const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_Q_D1[] = {
  685. &SPI_PAD_CONFIG_Q_D1[0], // SPI_PAD_configure Q(D1)
  686. NULL
  687. };
  688. const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_D_D0[] = {
  689. &SPI_PAD_CONFIG_D_D0[0], // SPI_PAD_configure D(D0)
  690. NULL
  691. };
  692. const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_CS[] = {
  693. &SPI_PAD_CONFIG_CS[0], // SPI_PAD_configure CS
  694. NULL
  695. };
  696. const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_HD_D3[] = {
  697. &SPI_PAD_CONFIG_HD_D3[0], // SPI_PAD_configure HD(D3)
  698. NULL
  699. };
  700. const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_WP_D2[] = {
  701. &SPI_PAD_CONFIG_WP_D2[0], // SPI_PAD_configure WP(D2)
  702. NULL
  703. };
  704. const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_DQS[] = {
  705. &SPI_PAD_CONFIG_DQS[0], // SPI_PAD_configure DQS
  706. NULL
  707. };
  708. const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_D4[] = {
  709. &SPI_PAD_CONFIG_D4[0], // SPI_PAD_configure D4
  710. NULL
  711. };
  712. const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_D5[] = {
  713. &SPI_PAD_CONFIG_D5[0], // SPI_PAD_configure D5
  714. NULL
  715. };
  716. const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_D6[] = {
  717. &SPI_PAD_CONFIG_D6[0], // SPI_PAD_configure D6
  718. NULL
  719. };
  720. const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_D7[] = {
  721. &SPI_PAD_CONFIG_D7[0], // SPI_PAD_configure D7
  722. NULL
  723. };
  724. const esp_efuse_desc_t* ESP_EFUSE_WAFER_VERSION[] = {
  725. &WAFER_VERSION[0], // WAFER version
  726. NULL
  727. };
  728. const esp_efuse_desc_t* ESP_EFUSE_PKG_VERSION[] = {
  729. &PKG_VERSION[0], // Package version 0:ESP32C3
  730. NULL
  731. };
  732. const esp_efuse_desc_t* ESP_EFUSE_BLOCK1_VERSION[] = {
  733. &BLOCK1_VERSION[0], // BLOCK1 efuse version
  734. NULL
  735. };
  736. const esp_efuse_desc_t* ESP_EFUSE_OPTIONAL_UNIQUE_ID[] = {
  737. &OPTIONAL_UNIQUE_ID[0], // Optional unique 128-bit ID
  738. NULL
  739. };
  740. const esp_efuse_desc_t* ESP_EFUSE_BLOCK2_VERSION[] = {
  741. &BLOCK2_VERSION[0], // Version of BLOCK2
  742. NULL
  743. };
  744. const esp_efuse_desc_t* ESP_EFUSE_TEMP_CALIB[] = {
  745. &TEMP_CALIB[0], // Temperature calibration data
  746. NULL
  747. };
  748. const esp_efuse_desc_t* ESP_EFUSE_OCODE[] = {
  749. &OCODE[0], // ADC OCode
  750. NULL
  751. };
  752. const esp_efuse_desc_t* ESP_EFUSE_ADC1_INIT_CODE_ATTEN0[] = {
  753. &ADC1_INIT_CODE_ATTEN0[0], // ADC1 init code at atten0
  754. NULL
  755. };
  756. const esp_efuse_desc_t* ESP_EFUSE_ADC1_INIT_CODE_ATTEN1[] = {
  757. &ADC1_INIT_CODE_ATTEN1[0], // ADC1 init code at atten1
  758. NULL
  759. };
  760. const esp_efuse_desc_t* ESP_EFUSE_ADC1_INIT_CODE_ATTEN2[] = {
  761. &ADC1_INIT_CODE_ATTEN2[0], // ADC1 init code at atten2
  762. NULL
  763. };
  764. const esp_efuse_desc_t* ESP_EFUSE_ADC1_INIT_CODE_ATTEN3[] = {
  765. &ADC1_INIT_CODE_ATTEN3[0], // ADC1 init code at atten3
  766. NULL
  767. };
  768. const esp_efuse_desc_t* ESP_EFUSE_ADC1_CAL_VOL_ATTEN0[] = {
  769. &ADC1_CAL_VOL_ATTEN0[0], // ADC1 calibration voltage at atten0
  770. NULL
  771. };
  772. const esp_efuse_desc_t* ESP_EFUSE_ADC1_CAL_VOL_ATTEN1[] = {
  773. &ADC1_CAL_VOL_ATTEN1[0], // ADC1 calibration voltage at atten1
  774. NULL
  775. };
  776. const esp_efuse_desc_t* ESP_EFUSE_ADC1_CAL_VOL_ATTEN2[] = {
  777. &ADC1_CAL_VOL_ATTEN2[0], // ADC1 calibration voltage at atten2
  778. NULL
  779. };
  780. const esp_efuse_desc_t* ESP_EFUSE_ADC1_CAL_VOL_ATTEN3[] = {
  781. &ADC1_CAL_VOL_ATTEN3[0], // ADC1 calibration voltage at atten3
  782. NULL
  783. };
  784. const esp_efuse_desc_t* ESP_EFUSE_USER_DATA[] = {
  785. &USER_DATA[0], // User data
  786. NULL
  787. };
  788. const esp_efuse_desc_t* ESP_EFUSE_USER_DATA_MAC_CUSTOM[] = {
  789. &USER_DATA_MAC_CUSTOM[0], // Custom MAC
  790. NULL
  791. };
  792. const esp_efuse_desc_t* ESP_EFUSE_KEY0[] = {
  793. &KEY0[0], // Key0 or user data
  794. NULL
  795. };
  796. const esp_efuse_desc_t* ESP_EFUSE_KEY1[] = {
  797. &KEY1[0], // Key1 or user data
  798. NULL
  799. };
  800. const esp_efuse_desc_t* ESP_EFUSE_KEY2[] = {
  801. &KEY2[0], // Key2 or user data
  802. NULL
  803. };
  804. const esp_efuse_desc_t* ESP_EFUSE_KEY3[] = {
  805. &KEY3[0], // Key3 or user data
  806. NULL
  807. };
  808. const esp_efuse_desc_t* ESP_EFUSE_KEY4[] = {
  809. &KEY4[0], // Key4 or user data
  810. NULL
  811. };
  812. const esp_efuse_desc_t* ESP_EFUSE_KEY5[] = {
  813. &KEY5[0], // Key5 or user data
  814. NULL
  815. };
  816. const esp_efuse_desc_t* ESP_EFUSE_SYS_DATA_PART2[] = {
  817. &SYS_DATA_PART2[0], // System configuration
  818. NULL
  819. };
  820. const esp_efuse_desc_t* ESP_EFUSE_K_RTC_LDO[] = {
  821. &K_RTC_LDO[0], // BLOCK1 K_RTC_LDO
  822. NULL
  823. };
  824. const esp_efuse_desc_t* ESP_EFUSE_K_DIG_LDO[] = {
  825. &K_DIG_LDO[0], // BLOCK1 K_DIG_LDO
  826. NULL
  827. };
  828. const esp_efuse_desc_t* ESP_EFUSE_V_RTC_DBIAS20[] = {
  829. &V_RTC_DBIAS20[0], // BLOCK1 voltage of rtc dbias20
  830. NULL
  831. };
  832. const esp_efuse_desc_t* ESP_EFUSE_V_DIG_DBIAS20[] = {
  833. &V_DIG_DBIAS20[0], // BLOCK1 voltage of digital dbias20
  834. NULL
  835. };
  836. const esp_efuse_desc_t* ESP_EFUSE_DIG_DBIAS_HVT[] = {
  837. &DIG_DBIAS_HVT[0], // BLOCK1 digital dbias when hvt
  838. NULL
  839. };
  840. const esp_efuse_desc_t* ESP_EFUSE_THRES_HVT[] = {
  841. &THRES_HVT[0], // BLOCK1 pvt threshold when hvt
  842. NULL
  843. };