ulp_riscv_register_ops.h 6.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140
  1. /*
  2. * SPDX-FileCopyrightText: 2010-2022 Espressif Systems (Shanghai) CO LTD
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. */
  6. #pragma once
  7. #define ULP_RISCV_REGISTER_OPS
  8. #ifdef __cplusplus
  9. extern "C" {
  10. #endif
  11. //Registers Operation {{
  12. /*
  13. * When COCPU accesses the RTC register, it needs to convert the access address.
  14. * When COCPU accesses the RTC memory, dont need to convert the access address.
  15. */
  16. #define WRITE_RTC_MEM(addr, val) (*((volatile int*)(addr))) = (int) (val)
  17. #define READ_RTC_MEM(addr) (*(volatile int*)(addr))
  18. /*
  19. * When COCPU accesses the RTC register, it needs to convert the access address.
  20. * When COCPU accesses the RTC memory, dont need to convert the access address.
  21. */
  22. #define RISCV_REG_CONV(addr) (((addr&0xffff)<<3 & 0xe000) | (addr & 0x1fff) | 0x8000)
  23. #define ETS_UNCACHED_ADDR(addr) (RISCV_REG_CONV(addr))
  24. #ifndef __ASSEMBLER__
  25. #define BIT(nr) (1UL << (nr))
  26. #else
  27. #define BIT(nr) (1 << (nr))
  28. #endif
  29. //write value to register
  30. #define REG_WRITE(_r, _v) ({ \
  31. (*(volatile uint32_t *)RISCV_REG_CONV(_r)) = (_v); \
  32. })
  33. //read value from register
  34. #define REG_READ(_r) ({ \
  35. (*(volatile uint32_t *)RISCV_REG_CONV(_r)); \
  36. })
  37. //get bit or get bits from register
  38. #define REG_GET_BIT(_r, _b) ({ \
  39. (*(volatile uint32_t*)RISCV_REG_CONV(_r) & (_b)); \
  40. })
  41. //set bit or set bits to register
  42. #define REG_SET_BIT(_r, _b) ({ \
  43. (*(volatile uint32_t*)RISCV_REG_CONV(_r) |= (_b)); \
  44. })
  45. //clear bit or clear bits of register
  46. #define REG_CLR_BIT(_r, _b) ({ \
  47. (*(volatile uint32_t*)RISCV_REG_CONV(_r) &= ~(_b)); \
  48. })
  49. //set bits of register controlled by mask
  50. #define REG_SET_BITS(_r, _b, _m) ({ \
  51. (*(volatile uint32_t*)RISCV_REG_CONV(_r) = (*(volatile uint32_t*)RISCV_REG_CONV(_r) & ~(_m)) | ((_b) & (_m))); \
  52. })
  53. //get field from register, uses field _S & _V to determine mask
  54. #define REG_GET_FIELD(_r, _f) ({ \
  55. ((REG_READ(_r) >> (_f##_S)) & (_f##_V)); \
  56. })
  57. //set field of a register from variable, uses field _S & _V to determine mask
  58. #define REG_SET_FIELD(_r, _f, _v) ({ \
  59. (REG_WRITE((_r),((REG_READ(_r) & ~((_f##_V) << (_f##_S)))|(((_v) & (_f##_V))<<(_f##_S))))); \
  60. })
  61. //get field value from a variable, used when _f is not left shifted by _f##_S
  62. #define VALUE_GET_FIELD(_r, _f) (((_r) >> (_f##_S)) & (_f))
  63. //get field value from a variable, used when _f is left shifted by _f##_S
  64. #define VALUE_GET_FIELD2(_r, _f) (((_r) & (_f))>> (_f##_S))
  65. //set field value to a variable, used when _f is not left shifted by _f##_S
  66. #define VALUE_SET_FIELD(_r, _f, _v) ((_r)=(((_r) & ~((_f) << (_f##_S)))|((_v)<<(_f##_S))))
  67. //set field value to a variable, used when _f is left shifted by _f##_S
  68. #define VALUE_SET_FIELD2(_r, _f, _v) ((_r)=(((_r) & ~(_f))|((_v)<<(_f##_S))))
  69. //generate a value from a field value, used when _f is not left shifted by _f##_S
  70. #define FIELD_TO_VALUE(_f, _v) (((_v)&(_f))<<_f##_S)
  71. //generate a value from a field value, used when _f is left shifted by _f##_S
  72. #define FIELD_TO_VALUE2(_f, _v) (((_v)<<_f##_S) & (_f))
  73. //read value from register
  74. #define READ_PERI_REG(addr) ({ \
  75. (*((volatile uint32_t *)ETS_UNCACHED_ADDR(addr))); \
  76. })
  77. //write value to register
  78. #define WRITE_PERI_REG(addr, val) ({ \
  79. (*((volatile uint32_t *)ETS_UNCACHED_ADDR(addr))) = (uint32_t)(val); \
  80. })
  81. //clear bits of register controlled by mask
  82. #define CLEAR_PERI_REG_MASK(reg, mask) ({ \
  83. WRITE_PERI_REG((reg), (READ_PERI_REG(reg)&(~(mask)))); \
  84. })
  85. //set bits of register controlled by mask
  86. #define SET_PERI_REG_MASK(reg, mask) ({ \
  87. WRITE_PERI_REG((reg), (READ_PERI_REG(reg)|(mask))); \
  88. })
  89. //get bits of register controlled by mask
  90. #define GET_PERI_REG_MASK(reg, mask) ({ \
  91. (READ_PERI_REG(reg) & (mask)); \
  92. })
  93. //get bits of register controlled by highest bit and lowest bit
  94. // #define GET_PERI_REG_BITS(reg, hipos,lowpos) ({
  95. // ASSERT_IF_DPORT_REG((reg), GET_PERI_REG_BITS);
  96. // ((READ_PERI_REG(reg)>>(lowpos))&((1UL<<((hipos)-(lowpos)+1))-1));
  97. // })
  98. #define GET_PERI_REG_BITS(reg, bit_map, shift) ((READ_PERI_REG(reg))&((bit_map)<<(shift)))>>shift
  99. //set bits of register controlled by mask and shift
  100. #define SET_PERI_REG_BITS(reg,bit_map,value,shift) ({ \
  101. (WRITE_PERI_REG((reg),(READ_PERI_REG(reg)&(~((bit_map)<<(shift))))|(((value) & bit_map)<<(shift)) )); \
  102. })
  103. //get field of register
  104. #define GET_PERI_REG_BITS2(reg, mask,shift) ({ \
  105. ((READ_PERI_REG(reg)>>(shift))&(mask)); \
  106. })
  107. //}}
  108. #ifdef __cplusplus
  109. }
  110. #endif