phy_reg.h 1.9 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253
  1. // Copyright 2015-2016 Espressif Systems (Shanghai) PTE LTD
  2. //
  3. // Licensed under the Apache License, Version 2.0 (the "License");
  4. // you may not use this file except in compliance with the License.
  5. // You may obtain a copy of the License at
  6. // http://www.apache.org/licenses/LICENSE-2.0
  7. //
  8. // Unless required by applicable law or agreed to in writing, software
  9. // distributed under the License is distributed on an "AS IS" BASIS,
  10. // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  11. // See the License for the specific language governing permissions and
  12. // limitations under the License.
  13. #pragma once
  14. #ifdef __cplusplus
  15. extern "C" {
  16. #endif
  17. /* This header contains register/bit masks for the standard
  18. PHY MII registers that should be supported by all PHY models.
  19. */
  20. #define MII_BASIC_MODE_CONTROL_REG (0x0)
  21. #define MII_SOFTWARE_RESET BIT(15)
  22. #define MII_SPEED_SELECT BIT(13)
  23. #define MII_AUTO_NEGOTIATION_ENABLE BIT(12)
  24. #define MII_POWER_DOWN BIT(11)
  25. #define MII_RESTART_AUTO_NEGOTIATION BIT(9)
  26. #define MII_DUPLEX_MODE BIT(8)
  27. #define MII_BASIC_MODE_STATUS_REG (0x1)
  28. #define MII_AUTO_NEGOTIATION_COMPLETE BIT(5)
  29. #define MII_LINK_STATUS BIT(2)
  30. #define MII_PHY_IDENTIFIER_1_REG (0x2)
  31. #define MII_PHY_IDENTIFIER_2_REG (0x3)
  32. #define MII_AUTO_NEGOTIATION_ADVERTISEMENT_REG (0x4)
  33. #define MII_ASM_DIR BIT(11)
  34. #define MII_PAUSE BIT(10)
  35. #define MII_PHY_LINK_PARTNER_ABILITY_REG (0x5)
  36. #define MII_PARTNER_ASM_DIR BIT(11)
  37. #define MII_PARTNER_PAUSE BIT(10)
  38. /******************************legacy*******************************/
  39. #define MII_AUTO_NEG_ADVERTISEMENT_REG MII_AUTO_NEGOTIATION_ADVERTISEMENT_REG
  40. #ifdef __cplusplus
  41. }
  42. #endif