test_rtcio.c 9.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287
  1. /*
  2. * SPDX-FileCopyrightText: 2021-2023 Espressif Systems (Shanghai) CO LTD
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. */
  6. #include <stdio.h>
  7. #include <string.h>
  8. #include "test_rtcio.h"
  9. #include "esp_system.h"
  10. #include "esp_sleep.h"
  11. #include "unity.h"
  12. #include "driver/gpio.h"
  13. #include "driver/rtc_io.h"
  14. #include "freertos/FreeRTOS.h"
  15. #include "freertos/task.h"
  16. #include "freertos/queue.h"
  17. #include "esp_err.h"
  18. #include "esp_log.h"
  19. #include "soc/rtc_io_periph.h"
  20. #include "soc/soc_caps.h"
  21. #if SOC_RTCIO_INPUT_OUTPUT_SUPPORTED
  22. static const char *TAG = "rtcio_test";
  23. #define RTCIO_CHECK(condition) TEST_ASSERT_MESSAGE((condition == ESP_OK), "ret is not ESP_OK")
  24. #define TEST_COUNT 10
  25. /*
  26. * Test output/input function.
  27. */
  28. TEST_CASE("RTCIO_input/output_test", "[rtcio]")
  29. {
  30. ESP_LOGI(TAG, "RTCIO input/output test");
  31. // init rtcio
  32. for (int i = 0; i < GPIO_PIN_COUNT; i++) {
  33. if (GPIO_IS_VALID_OUTPUT_GPIO(i) && rtc_gpio_is_valid_gpio(i)) {
  34. RTCIO_CHECK(rtc_gpio_init(i));
  35. RTCIO_CHECK(rtc_gpio_set_direction(i, RTC_GPIO_MODE_INPUT_OUTPUT));
  36. RTCIO_CHECK(rtc_gpio_pullup_dis(i));
  37. RTCIO_CHECK(rtc_gpio_pulldown_dis(i));
  38. ESP_LOGI(TAG, "gpio %d init", i);
  39. }
  40. }
  41. for (int cnt = 0; cnt < TEST_COUNT; cnt++) {
  42. int level = cnt % 2;
  43. ESP_LOGI(TAG, "RTCIO output level %d", level);
  44. for (int i = 0; i < GPIO_PIN_COUNT; i++) {
  45. if (GPIO_IS_VALID_OUTPUT_GPIO(i) && rtc_gpio_is_valid_gpio(i)) {
  46. RTCIO_CHECK(rtc_gpio_set_level(i, level));
  47. vTaskDelay(10 / portTICK_PERIOD_MS);
  48. if (rtc_gpio_get_level(i) != level) {
  49. ESP_LOGE(TAG, "RTCIO input/output test err, gpio%d", i);
  50. TEST_FAIL();
  51. }
  52. }
  53. }
  54. vTaskDelay(100 / portTICK_PERIOD_MS);
  55. }
  56. // Deinit rtcio
  57. for (int i = 0; i < GPIO_PIN_COUNT; i++) {
  58. if (GPIO_IS_VALID_OUTPUT_GPIO(i) && rtc_gpio_is_valid_gpio(i)) {
  59. RTCIO_CHECK(rtc_gpio_deinit(i));
  60. }
  61. }
  62. ESP_LOGI(TAG, "RTCIO input/output test over");
  63. }
  64. /*
  65. * Test pullup/pulldown function.
  66. * Note: extern circuit should not connect.
  67. */
  68. TEST_CASE("RTCIO_pullup/pulldown_test", "[rtcio]")
  69. {
  70. ESP_LOGI(TAG, "RTCIO pullup/pulldown test");
  71. // init rtcio
  72. for (int i = 0; i < TEST_GPIO_PIN_COUNT; i++) {
  73. int num = rtc_io_number_get(s_test_map[i]);
  74. if (rtc_gpio_is_valid_gpio(s_test_map[i]) && num > 0 && RTCIO_SUPPORT_PU_PD(num)) {
  75. RTCIO_CHECK(rtc_gpio_init(s_test_map[i]));
  76. RTCIO_CHECK(rtc_gpio_set_direction(s_test_map[i], RTC_GPIO_MODE_INPUT_ONLY));
  77. RTCIO_CHECK(rtc_gpio_pullup_dis(s_test_map[i]));
  78. RTCIO_CHECK(rtc_gpio_pulldown_dis(s_test_map[i]));
  79. ESP_LOGI(TAG, "gpio %d init", s_test_map[i]);
  80. }
  81. }
  82. for (int cnt = 0; cnt < TEST_COUNT; cnt++) {
  83. int level = cnt % 2;
  84. ESP_LOGI(TAG, "RTCIO pull level %d", level);
  85. for (int i = 0; i < TEST_GPIO_PIN_COUNT; i++) {
  86. int num = rtc_io_number_get(s_test_map[i]);
  87. if (rtc_gpio_is_valid_gpio(s_test_map[i]) && num > 0 && RTCIO_SUPPORT_PU_PD(num)) {
  88. if (level) {
  89. RTCIO_CHECK(rtc_gpio_pulldown_dis(s_test_map[i]));
  90. RTCIO_CHECK(rtc_gpio_pullup_en(s_test_map[i]));
  91. } else {
  92. RTCIO_CHECK(rtc_gpio_pullup_dis(s_test_map[i]));
  93. RTCIO_CHECK(rtc_gpio_pulldown_en(s_test_map[i]));
  94. }
  95. vTaskDelay(20 / portTICK_PERIOD_MS);
  96. if (rtc_gpio_get_level(s_test_map[i]) != level) {
  97. ESP_LOGE(TAG, "RTCIO pullup/pulldown test err, gpio%d", s_test_map[i]);
  98. TEST_FAIL();
  99. }
  100. }
  101. }
  102. vTaskDelay(100 / portTICK_PERIOD_MS);
  103. }
  104. // Deinit rtcio
  105. for (int i = 0; i < TEST_GPIO_PIN_COUNT; i++) {
  106. int num = rtc_io_number_get(s_test_map[i]);
  107. if (rtc_gpio_is_valid_gpio(s_test_map[i]) && num > 0 && RTCIO_SUPPORT_PU_PD(num)) {
  108. RTCIO_CHECK(rtc_gpio_deinit(s_test_map[i]));
  109. }
  110. }
  111. ESP_LOGI(TAG, "RTCIO pullup/pulldown test over");
  112. }
  113. /*
  114. * Test output OD function.
  115. */
  116. TEST_CASE("RTCIO_output_OD_test", "[rtcio]")
  117. {
  118. ESP_LOGI(TAG, "RTCIO output OD test");
  119. // init rtcio
  120. for (int i = 0; i < GPIO_PIN_COUNT; i++) {
  121. if (GPIO_IS_VALID_OUTPUT_GPIO(i) && rtc_gpio_is_valid_gpio(i)) {
  122. RTCIO_CHECK(rtc_gpio_init(i));
  123. RTCIO_CHECK(rtc_gpio_set_direction(i, RTC_GPIO_MODE_INPUT_OUTPUT_OD));
  124. RTCIO_CHECK(rtc_gpio_pullup_en(i));
  125. RTCIO_CHECK(rtc_gpio_pulldown_dis(i));
  126. ESP_LOGI(TAG, "gpio %d init", i);
  127. }
  128. }
  129. for (int cnt = 0; cnt < TEST_COUNT; cnt++) {
  130. int level = cnt % 2;
  131. ESP_LOGI(TAG, "RTCIO output level %d", level);
  132. for (int i = 0; i < GPIO_PIN_COUNT; i++) {
  133. if (GPIO_IS_VALID_OUTPUT_GPIO(i) && rtc_gpio_is_valid_gpio(i)) {
  134. RTCIO_CHECK(rtc_gpio_set_level(i, level));
  135. vTaskDelay(10 / portTICK_PERIOD_MS);
  136. if (rtc_gpio_get_level(i) != level) {
  137. ESP_LOGE(TAG, "RTCIO output OD test err, gpio%d", i);
  138. TEST_FAIL();
  139. }
  140. }
  141. }
  142. vTaskDelay(100 / portTICK_PERIOD_MS);
  143. }
  144. // Deinit rtcio
  145. for (int i = 0; i < GPIO_PIN_COUNT; i++) {
  146. if (GPIO_IS_VALID_OUTPUT_GPIO(i) && rtc_gpio_is_valid_gpio(i)) {
  147. RTCIO_CHECK(rtc_gpio_deinit(i));
  148. }
  149. }
  150. ESP_LOGI(TAG, "RTCIO output OD test over");
  151. }
  152. #if SOC_RTCIO_HOLD_SUPPORTED
  153. /*
  154. * Test rtcio hold function.
  155. */
  156. TEST_CASE("RTCIO_output_hold_test", "[rtcio]")
  157. {
  158. ESP_LOGI(TAG, "RTCIO output hold test");
  159. // init rtcio
  160. for (int i = 0; i < GPIO_PIN_COUNT; i++) {
  161. if (GPIO_IS_VALID_OUTPUT_GPIO(i) && rtc_gpio_is_valid_gpio(i)) {
  162. RTCIO_CHECK(rtc_gpio_init(i));
  163. RTCIO_CHECK(rtc_gpio_set_direction(i, RTC_GPIO_MODE_INPUT_OUTPUT_OD));
  164. RTCIO_CHECK(rtc_gpio_pullup_en(i));
  165. RTCIO_CHECK(rtc_gpio_pulldown_dis(i));
  166. RTCIO_CHECK(rtc_gpio_set_level(i, 1));
  167. ESP_LOGI(TAG, "gpio %d init, level 1", i);
  168. }
  169. }
  170. // hold all output rtcio.
  171. for (int i = 0; i < GPIO_PIN_COUNT; i++) {
  172. if (GPIO_IS_VALID_OUTPUT_GPIO(i) && rtc_gpio_is_valid_gpio(i)) {
  173. RTCIO_CHECK(rtc_gpio_hold_en(i));
  174. vTaskDelay(10 / portTICK_PERIOD_MS);
  175. RTCIO_CHECK(rtc_gpio_set_level(i, 0));
  176. ESP_LOGI(TAG, "RTCIO output pin hold, then set level 0");
  177. vTaskDelay(10 / portTICK_PERIOD_MS);
  178. if (rtc_gpio_get_level(i) == 0) {
  179. ESP_LOGE(TAG, "RTCIO hold test err, gpio%d", i);
  180. TEST_FAIL();
  181. }
  182. }
  183. }
  184. // unhold all rtcio.
  185. for (int i = 0; i < GPIO_PIN_COUNT; i++) {
  186. if (GPIO_IS_VALID_OUTPUT_GPIO(i) && rtc_gpio_is_valid_gpio(i)) {
  187. RTCIO_CHECK(rtc_gpio_hold_dis(i));
  188. }
  189. }
  190. // check the unhold status
  191. for (int cnt = 0; cnt < 4; cnt++) {
  192. int level = cnt % 2;
  193. ESP_LOGI(TAG, "RTCIO output level %d", level);
  194. for (int i = 0; i < GPIO_PIN_COUNT; i++) {
  195. if (GPIO_IS_VALID_OUTPUT_GPIO(i) && rtc_gpio_is_valid_gpio(i)) {
  196. RTCIO_CHECK(rtc_gpio_set_level(i, level));
  197. vTaskDelay(10 / portTICK_PERIOD_MS);
  198. if (rtc_gpio_get_level(i) != level) {
  199. ESP_LOGE(TAG, "RTCIO output OD test err, gpio%d", i);
  200. TEST_FAIL();
  201. }
  202. }
  203. }
  204. vTaskDelay(100 / portTICK_PERIOD_MS);
  205. }
  206. // Deinit rtcio
  207. for (int i = 0; i < GPIO_PIN_COUNT; i++) {
  208. if (GPIO_IS_VALID_OUTPUT_GPIO(i) && rtc_gpio_is_valid_gpio(i)) {
  209. RTCIO_CHECK(rtc_gpio_deinit(i));
  210. }
  211. }
  212. ESP_LOGI(TAG, "RTCIO hold test over");
  213. }
  214. #endif //SOC_RTCIO_HOLD_SUPPORTED
  215. #endif //SOC_RTCIO_INPUT_OUTPUT_SUPPORTED
  216. #if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32P4) // TODO: IDF-7529
  217. // It is not necessary to test every rtcio pin, it will take too much ci testing time for deep sleep
  218. // Only tests on s_test_map[TEST_RTCIO_DEEP_SLEEP_PIN_INDEX] pin
  219. // (ESP32: IO25, ESP32S2, S3: IO6, C6: IO5, H2: IO12) these pads' default configuration is low level
  220. #define TEST_RTCIO_DEEP_SLEEP_PIN_INDEX 5
  221. static void rtcio_deep_sleep_hold_test_first_stage(void)
  222. {
  223. printf("configure rtcio pin to hold during deep sleep");
  224. int io_num = s_test_map[TEST_RTCIO_DEEP_SLEEP_PIN_INDEX];
  225. TEST_ESP_OK(esp_sleep_enable_timer_wakeup(2000000));
  226. gpio_config_t io_conf = {
  227. .intr_type = GPIO_INTR_DISABLE,
  228. .mode = GPIO_MODE_INPUT_OUTPUT,
  229. .pin_bit_mask = (1ULL << io_num),
  230. .pull_down_en = 0,
  231. .pull_up_en = 0,
  232. };
  233. gpio_config(&io_conf);
  234. gpio_set_level(io_num, 1);
  235. // Enable global persistence
  236. TEST_ESP_OK(gpio_hold_en(io_num));
  237. esp_deep_sleep_start();
  238. }
  239. static void rtcio_deep_sleep_hold_test_second_stage(void)
  240. {
  241. int io_num = s_test_map[TEST_RTCIO_DEEP_SLEEP_PIN_INDEX];
  242. // Check reset reason is waking up from deepsleep
  243. TEST_ASSERT_EQUAL(ESP_RST_DEEPSLEEP, esp_reset_reason());
  244. // Pin should stay at high level after the deep sleep
  245. TEST_ASSERT_EQUAL_INT(1, gpio_get_level(io_num));
  246. gpio_hold_dis(io_num);
  247. }
  248. /*
  249. * Test rtcio hold function during deep sleep.
  250. * This test case can only check the hold state after waking up from deep sleep
  251. * If you want to check that the rtcio hold function works properly during deep sleep,
  252. * please use logic analyzer or oscilloscope
  253. */
  254. TEST_CASE_MULTIPLE_STAGES("RTCIO_deep_sleep_output_hold_test", "[rtcio]",
  255. rtcio_deep_sleep_hold_test_first_stage,
  256. rtcio_deep_sleep_hold_test_second_stage)
  257. #endif // !TEMPORARY_DISABLED_FOR_TARGETS(ESP32P4)